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Abstract
The research work presented in this thesis sets out to investigate 
improvements to the power amplifier design cycle through the use of 
recently developed radio-frequency waveform measurement and 
characterisation systems. One key objective of this work is to improve 
the overall efficiency of the modern wireless communication system by 
focusing on the radio-frequency power amplifier stage. More specifically, 
the direct utilisation of waveform-engineering techniques in the 
development of methodologies for the design and realisation of efficiency 
enhanced radio-frequency power amplifiers was targeted.
In developing these power amplifier design methodologies, work has 
also led to significant advancements into the possibilities of ‘first-pass- 
design’ success. Through the direct import of captured waveform data 
into a computer-aided design environment, along with efficiency- 
optimised multi-harmonic and intermediate-frequency impedance 
information, a stable and highly efficient power amplifier has been 
realised. This direct implementation of waveform measurements 
completely by-passes any involvement with potentially unreliable 
nonlinear device models. Hence this has eliminated the need for multiple 
iterations of matching networks, resulting in a dramatically more time- 
efficient design process.
Waveform-engineering-based designs completed in this research have 
been demonstrated with both very high-efficiency (70-80%), narrowband 
modes of operation, as well as a high-efficiency (60-70%) broadband 
mode covering almost an octave bandwidth. All designs throughout have 
been realised as prototype power amplifiers.
Key Contributions
Contribution 1 : Development of a novel power amplifier design
methodology for achieving record high (up to 84%) efficient modes of 
device operation in a packaged gallium nitride power transistor.
Contribution 2: Right-first-time realisation of very high-efficiency
power amplifier prototypes from direct import and utilisation of optimised 
waveform measurement data in a computer-aided design environment.
Contribution 3: Novel investigation, experimentation and practical
demonstration of the class-J mode of power amplifier for achieving high- 
efficiency device operation across more than 50% relative bandwidth.
Contribution 4: Overall, furthered research by providing
investigations and results which continue to validate ‘waveform- 
engineering’ as a useable technique for designing and realising 
performance-optimised radio-frequency power amplifiers for wireless 
communications.
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Peter Wright Chapter 1. Introduction
Chapter 1. Introduction
1.1 RF Power Amplifiers for Wireless Communications
With worldwide mobile communications subscribers ever on the 
increase, and ongoing advancements in communications services 
available to these users, the drive for improving the overall efficiency of 
the modern-day wireless communication system has never been greater. 
Such industry motivations for power-efficient or ‘greener’ systems include 
the demand for increased functionality of mobile handset devices. This 
directly leads to higher communication data rate requirements (Fig. 1.1) 
and all whilst maintaining a practical battery life expectancy within the 
wireless handset. The relatively recent introduction of ‘smart-phones’ 
and commercial 3G (3rd generation) networks has enabled users to now 
access broadband internet and basic streaming services whilst on the 
move - but ultimately at a high financial cost to the network provider and, 
hence, end subscriber.
rich media 
streaming 
4G future killer 
application
broadband
W W W
3G
t
£
communications 
2 G
I Mbps Throughput10 kbpsI kbps
Fig. 1.1. Network utility to the user versus the achievable data throughput [1].
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Drivers for improved power-efficiency not only come from the mobile 
handset market, but also from the network provider infrastructures, where 
the base-station costs are responsible for a very high percentage of the 
overall communication system cost as a whole. Military communications 
are also prone to size, weight and portability issues with the added 
stringent reliability requirements having to be met, above those of 
commercial handsets.
Ultimately, therefore, it is the power-hungry RFPA (radio-frequency 
power amplifier) stage which determines the major considerations in 
terms of efficiency; Whether this be driven by the required portability of 
mobile wireless handsets containing lower-power amplifiers, the 
necessity for highly reliable and durable military front-line 
communications, or the cost of cooling requirements for the very-high- 
power amplifiers present in fixed base-stations. It is this RFPA (or PA) 
stage that potentially holds the most gains for efficiency enhancement of 
the modern wireless communications system.
1.2 Research Objective  -  Novel Development Cycle
Methodologies for Efficiency Enhancement of RFPAs
In the age of CAD (computer-aided design) environments, the process 
of PA design has become potentially much more time-efficient. As a part 
of this computer-aided design process, nonlinear device models for use 
in the simulation environment are now widely implemented in PA designs 
[2-3]. However this method relies very heavily on the accuracy of the 
device models used. Any discrepancies present in the more-difficult-to- 
model nonlinear characteristic of any device lead to the inherently time- 
consuming stage of the PA designers project of multiple design iterations. 
With new generation device technologies emerging continuously, a 
means of removing this costly and time-consuming stage of PA design
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would be a welcome development. On many occasions the requirement 
for highly accurate device models for these corresponding new transistor 
technologies is not met.
In the majority of RF transmitters the PA usually operates well below a 
50% conversion of DC (direct current) to RF power [4], The total system 
efficiency will be further reduced by dealing with the DC power not 
converted to RF power, but dissipated as heat. This situation persists 
despite the large number of known PA architectures - as discussed by 
Cripps, Rhodes, Raab, Grebennikov [4-9] - capable of significantly higher 
average efficiencies. However, these enhanced PA modes of operation 
rely on an intricate interaction between the fundamental output power and 
harmonic loading making their design challenging as no design solutions 
currently exist that allow for this fully. Hence, despite the large number of 
mathematical descriptions for various highly efficient PA modes, the 
interesting practical implementations and observations are not being 
investigated due to the limited availability of waveform capture and 
combined load-pull measurement systems.
There is a direct need for device waveforms in order to establish 
procedures for designing and analysing complex PA modes. This 
therefore includes the need for multi-harmonic (hence, broadband) 
measurement capability in order to look at device interaction through the 
use of dynamic load-lines.
Nonlinear measurement solutions are now becoming more prevalent in 
the PA design industry [10-13]. Thus the availability of measured 
waveform data and waveform-shaping or ‘engineering’ techniques will 
also increase. The result of this trend will likely see a shift in nonlinear 
PA design techniques, towards systematic waveform-engineering. In 
order for these measurement systems to be leveraged to their full
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potential for PA design, a thorough understanding of the procedures 
involved in ‘tuning’ for high-efficiency in a nonlinear measurement system 
will be necessary.
In response to this need, systematic procedures for developing 
working, high-efficiency PAs using waveform-engineering principles are 
investigated in this thesis. This research describes investigations set out 
to find solutions to the PA development cycle issues. Using a high power 
active load-pull waveform measurement system [10], for characterisation 
of high power packaged transistor devices, PA topologies can be 
accurately and precisely measured on actual device samples through 
engineering the output waveforms. A review of literature, in Chapter 2, 
specific to this area focuses on a very-high-efficiency class-F amplifier 
topology that has previously been emulated1 with on-wafer devices using 
waveform-engineering design techniques [14]. However, we are yet to 
see any waveform-engineered designs be followed through and 
translated directly to a realised amplifier. It is therefore the aim of this 
research to investigate novel design methodologies for efficiency 
enhanced high-power amplifiers using waveform-engineering techniques 
on packaged transistors. To make use of the captured data during the 
design of suitable matching networks, and develop working PA 
prototypes for application in the RF industry, is the next major objective.
1.3 Current PA Design Approaches Used in industry
PA design processes take several forms with particular techniques 
adopted for each individual design specification and requirement. In 
modern RF communication PA design there has been an increased 
interest in high-efficiency mode approaches. This re-evaluation has
1 The term “ emulated" has been used here, and will be throughout this thesis, to describe the use of active 
load-pull to present specific reflection coefficients to the DUT (device-under-test) in initiating a particular mode 
of operation in the DUT, without the use of passive matching.
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become possible as additional circuit techniques such as digital pre­
distortion and drain modulation have evolved which can be wrapped 
around PAs operating in these modes to enhance linearity and power 
back-off performance [4].
Such high-efficiency-mode PAs are commonly classified by the shape 
of their current and voltage waveforms [4] and denoted as ‘complex’ 
modes of operation, often requiring multi-harmonic impedance matching 
to obtain optimum performance levels. When designing in CAD, the 
additional harmonic impedance requirements add a further dimension to 
the level of required accuracy of the designers’ device model. A design 
process, to allow for the rapid optimisation of multi-harmonic impedances 
in complex modes of RFPAs, requires a systematic strategy in order to 
overcome further time-consuming multi-iterative PA design.
Taking the design specification of efficiency as an example, the 
maximum efficiency performance of an active device in a given mode will 
only occur if the designed circuitry engineers the most efficient output 
current and voltage waveforms. Therefore, in order to best design for 
these modes it is highly advantageous to have access to the current and 
voltage waveforms at the active device terminals. So too the capability to 
relate circuit parameters to these engineered waveform shapes. This is 
where the simulation with device models in CAD falls down, and where 
waveform-engineering practices can hold their advantages.
1.4 Waveform-Engineering on Power Transistors for the 
Development of High-Efficiency PA Design 
Methodologies
RF waveform measurement and active load-pull systems previously 
described in [10-13] have been developed with the objective of being able
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to accurately characterise transistor device samples in a variety of 
impedance environments, input drive and bias conditions. Since real 
samples of semiconductor wafers or packaged power transistors are 
characterised, one of the main attractions of these systems is the ability 
to obtain a true measure of performance from the active DUT (device- 
under-test) when it is set in the environment for which it is intended for a 
particular application.
This research has made use of high power waveform measurements 
and active multi-harmonic load-pull to obtain and analyse RF current and 
voltage waveforms2 from the DUT. This gives the designer the ability to 
‘see’ how the device RF characteristics interact with the ‘hard’ or physical 
device current-voltage boundaries (DC l-Vs). More importantly, however, 
this waveform capture enables a powerful means of analysis and device 
performance manipulation, known as ‘waveform-engineering’ [15]. This 
concept is of key importance, underlying the research throughout this 
thesis by providing the unifying link between fundamental circuit theory, 
PA prototyping and final performance testing and verification [15].
Using a waveform-engineering design approach, the aim of this 
research was to investigate how parameters such as bandwidth, linearity, 
efficiency and power can all be compromised or traded-off in a single 
design according to the design requirement of the PA. In doing this it has 
been possible to make advancements in developing methodologies that 
have resulted in the efficiency optimisation and enhancement of RFPAs. 
Scalability of these design procedures in terms of frequency and drain 
voltage bias settings has also been shown.
Much of this research focuses on the use of packaged power
? From now onwards, the plural use of the word “  waveforms”  alone in this thesis directly corresponds to the 
DUT current and/or voltage waveforms that are captured using the measurement system.
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transistors, posing the question over the usefulness of the captured RF 
waveforms compared with the actual device performance occurring at the 
intrinsic device plane or ‘current-generator plane’ (lgen.-plane). In these 
cases the use of parasitic de-embedding has been stated and described
[16] and has led to genuine comparisons with, and verifications of, the 
investigated PA mode theory. This has proved crucial when considering 
further in-depth analysis and investigation into complex PA modes.
Several prototype PAs have been realised from this research with first- 
pass-success demonstrated, clearly illustrating an advantage of 
waveform-engineering design processes for PA design. PA designs 
developed using the high power waveform measurement system have 
been followed through to realised PA prototypes for the first time, whilst 
displaying closely comparable performance to that initially emulated. As 
a means of obtaining near theoretical-optimum performance from 
devices, whilst considering the importance of “Watts-per-Dollar”, clear 
improvements, above those previously presented, have been shown 
when applying the rapid design cycles developed in this research. For 
the purpose of interest, comparisons with the performance achieved with 
nonlinear models in CAD are also continuously made.
1.5 Broadband Waveform Measurements for 
Performance Verification
Research into enhanced-efficiency PA design methodologies demands, 
by definition, the requirement for broadband frequency consideration. 
This is due to the requirements for harmonic content information within 
the DUT’s output waveforms which needs to be engineered appropriately 
in order to limit the overlap in the output current and voltage waves, and 
thus limit the dissipated DC power [5, 14, 17]. In this research broadband 
measurement capability has enabled the development of a very-high-
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efficiency class-F 1 (inverse class-F) PA design methodology. Whilst this 
procedure employed three-harmonic load tuning, many more higher 
harmonics were able to be measured and analysed. This in fact has 
facilitated the suggested reasoning behind why a comparable three- 
harmonically optimised class-F PA design was less efficient.
Continuing this theme, the methodologies discussed previously were 
adapted for the development of a novel methodology for designing a 
class-J-mode PA [4, 6]. Broadband measurement capability has 
provided a means of not only developing the efficient and broadband PA 
design but also for testing of the built prototype amplifier. This in itself 
enables a means of performance verification and comparison with the 
class-J theory from which the initial design stemmed from.
The above are just two examples illustrating the benefit of broadband 
waveform measurement capability. Its novel use and crucial role, 
combined with the active multi-harmonic load-pull implemented 
throughout the research presented in this thesis, has demonstrated a 
means of furthering the PA development cycle.
1.6 Device Technology Potential Applied to PA Design
Choosing a device technology for its suitability to a particular 
application is a vital part of any PA design and design methodology. 
Previous works have demonstrated the performance degradation 
observed when a device with relatively low breakdown voltage rating was 
applied to a PA design with inherent high voltage peaking [18]. The root 
cause of the result in [18] could be clearly seen when the DUT output 
waveforms were observed, indicated by an increase in current during the 
peak in the output voltage waveform cycle. Following on from this result, 
the importance of selecting an appropriate device technology is
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considered, and using waveform measurements this can be done more 
intuitively. Not only is this an important consideration in terms of device 
reliability, but when considering the Watts-per-Dollar criteria once again 
the importance of achieving a worthwhile return from devices is of 
paramount interest to the designer.
GaN (gallium nitride) transistor technology is used for the majority of 
the research presented in this thesis; a wide band-gap semiconductor 
technology enabling very high peak output voltage swings, and thus 
potentially high power and efficiencies, to be achieved [19]. Such an 
application of GaN is presented in Chapter 3, where a novel class-F"1 
design methodology based on a waveform-engineering approach has 
yielded not only a highly efficient PA, but one which also has a good 
output ‘power-utilisation factor’ (PUF) [4].
1.7 Objectives and Thesis Synopsis
This thesis is divided into three main sections. The first describes the 
development of a PA design methodology implementing waveform- 
engineering for the specification of optimised, very highly efficient device 
operation. The next main section sees the implementation of the 
captured waveform measurement data from an emulated PA design, into 
a CAD environment for the realisation of matching network structures and 
an overall PA prototype. The third main section investigates a novel 
broadband PA design in which good efficiency, linearity and output power 
are also key specifications. This final main section draws on the all 
aspects of the research presented in the previous sections.
To summarise, Chapter 2 presents a literature review of current-day, 
and most recent advancements in, PA design procedures. As a case 
study, a low-power, on-wafer class-F design in [14] is introduced and its
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applicability to higher power packaged transistors also discussed. This 
chapter also describes in more detail the process of waveform- 
engineering, the applicability of GaN to high power RF amplifiers, and 
begins to formulate ideas for class-F'1 and class-J mode PA development 
by introducing these modes of operation as discussed in the literature.
Chapter 3 begins the first main section of this research and presents a 
PA design methodology for achieving very high-efficiency device 
operation in a 10W GaN HEMT (high electron mobility transistor). The 
waveform-engineering-based procedure is explained and demonstrated 
at two fundamental frequencies; 0.9GHz and 2.1GHz. Verification of the 
obtained optimised performance is also detailed through the use of RF 
waveform analysis and comparisons to theoretically predicted figures. 
Stability analysis considerations are also presented in this chapter.
In Chapter 4, realisation of the PA prototype is initiated, making use of 
the measured waveform data obtained in Chapter 3 for import into a CAD 
environment. Here, direct use of the optimised performance results are 
implemented in the design of suitable input and output multi-harmonic 
matching networks in the form of microstrip layouts, enabling a right-first- 
time PA prototype to be realised. Comparison of the PA performance 
with the emulated design, and also nonlinear device model simulations, 
verify the first-pass-success that has been achieved here.
The third main part of this research begins in Chapter 5, and 
introduces the concept of the class-J mode of power amplifier and 
investigates its potential for broadband high-efficiency, whilst also 
maintaining good levels of linearity and output power. This developed 
design methodology is once again centred about the implementation of a 
high power waveform measurement system and active load-pull 
capability, and investigates the best level of efficiency achievable across
- 10-
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a ‘significant’ bandwidth (i.e. more than a 50% relative bandwidth). The 
class-J mode’s suitability for this application is discussed. Drawing on 
extensive theoretical analysis of class-J, this chapter presents two 
prototype broadband PAs which have been realised around a GaN 
device.
Chapter 6 describes the conclusions from this research and poses 
questions for discussion, while Chapter 7 introduces potential future work 
which could see further improvements to the PA development cycle as an 
extension to the work in this thesis.
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Chapter 2. Literature Review
2.1 Introduction
This review chapter presents a look at the currently utilised and most 
recent advancements in PA design procedures. A description of the 
process of waveform-engineering, the applicability of GaN in developing 
high-power RF amplifiers, and the formulation of ideas for class-F'1 and 
class-J mode PA development following introduction of these modes of 
operation are discussed from the literature.
As highlighted in Chapter 1 - and to be further revealed in detail within 
this chapter - there is a direct need for RF waveforms in order to 
establish procedures for designing and analysing complex PA modes. A 
wide-frequency measurement capability is thus in the forefront of 
requirements in order to look at DUT RF-dynamics/DC-boundary 
interactions in these complex modes. Such a measurement system is 
identified in this chapter, while a case-study covering a low-power, on- 
wafer class-F design procedure (making use of active load-pull and 
waveform-engineering techniques synonymous with the aforementioned 
measurement set-up) is also detailed.
The aim of the research described in this thesis is to respond to the 
revealed need for systematic design procedures for high-efficiency, high- 
power amplifiers using RF waveform-engineering-based principles.
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2.2 Existing PA Design and Realisation Methods and 
Associated Design Cycle Problems
2.2.1 Basic Passive Matching Network Design Principles
A standardisation for the impedance of most RF and microwave system 
equipment and apparatus was introduced in the 1930s when the 
development of microwave coaxial cables required a suitable trade-off 
between the power-carrying capability and the contributable losses of the 
resulting coaxial line [1]. It is therefore paramount that every stage in a 
modern 500 (Ohm)-standardised RF communications system closely 
follows and matches this standard characteristic impedance in order for 
RF power transfer from one stage to the next to be completed as 
efficiently as possible. This inevitably includes the power amplifier stage 
which, for example, occurs prior to the antenna stage where the wireless 
transmission of the RF signal takes place.
Several components however - such as the active device(s) in the PA 
stage - cannot necessarily meet this port impedance requirement directly 
as a result of their fabrication processes. It is thus the job of the PA 
designer in this situation to fabricate the necessary passive matching 
networks around the active device(s) in order to facilitate the efficient 
transfer of RF power from and to the preceding and subsequent stages 
respectively. This despite any present mismatch in port impedances 
between the DUT input/output impedance and the 500 standard.
Fig. 2.1 shows a simple example of the requirement for matching in 
order to facilitate the maximum transfer of power (Eq. 2.1 [2]) between a 
source impedance (Zs) of 10+j25O and a characteristic port impedance 
(Z0) of 500. The lj ’ term denotes the imaginary component of the 
complex impedance.
- 15-
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Matching Network
Fig. 2.1. Introducing a matching network to facilitate maximum power transfer 
between the mismatched source and 500 port impedances.
Maximum power transferred [2]:
p- » = i w 2- ^ ) w he n :z - = z * <2-1>
The implementation of a simple open-stub microstrip transmission-line 
matching network, to meet the requirement of the mismatched source 
and 500 port impedance, is shown in Fig. 2.2. This was achieved using 
the Smith-Chart matching tool available in Agilent’s ADS (Advanced 
Design System) simulation environment.
1 3 0 .0 0 0  0 * 9
©  Load
Network Schematic
ZS"
P1
ZL
P2
Fig. 2.2. Open-stub microstrip matching (facilitated by Agilent’s ADS Smith Chart 
tool) providing maximum power transfer between source and 50Q port example.
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This simple method of matching is applicable at a single spot- 
fre q u e n c y (/)  which in turn defines the physical lengths (?) from the 
electrical lengths ((f)) of the line and open-stub in the design, by 
Eq. (2.2) [2]:
f = ^ L m ) (2 .2 )
V*v
where the effective dielectric constant (ee) for a microstrip line is usefully 
approximated by Eq. (2.3), when the relationship between the microstrip 
line width (W ) and substrate thickness (d ) is within the limit W/d > 1;
e„ + 1 (2.3)
2 2 -J\ + \2d/W
and where the wave number is given by Eq. (2.4);
= —  (2.4)
2.2.2 PA Design Based Around S-Parameter Measurements 
for the Active Device
Using the techniques of transmission-line matching described in 
section 2.2.1, a simple PA design approach based solely on linear 
S-parameter (scattering-parameter) measurements can be undertaken to 
match the active DUT at the input and output for optimum power, gain 
and/or efficiency, whilst also considering stability across all frequencies. 
Such a design procedure can be rapidly implemented in a CAD 
environment such as Agilent’s ADS [3].
Figs. 2.3 and 2.4 show a couple of the stages of this type of design 
process; the simulation circuit layout and the data display providing a 
means of stability analysis and indicating matching impedance
- 17-
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requirements. The matching tool shown previously in Fig. 2.2 can then 
be implemented to complete the PA design.
OT
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Fig. 2.3. ADS design schematic for an example PA design simulation based 
around a linear S-parameter device model [3].
fc 0  !JC  «J±J
S tab ility  analysisr  jJ M A
/
Tabulated impedance 
matching requirements, small 
signal gain and K-factor
freq K S(1 1) S(2.2) mag(S(2,1))
1 20 GHz 084 0.27-jO 53 0 7 4 -j0  39 244
1 30 GHz 091 0 21- 052 072-J040 2 35
1.40 GHz 098 0.17-10 49 0.70-10.41 225
120GHz 1 05 0 1 2 -0 .4 7 0 60 -j0 42 217
1 60 GHz 1.13 0 09- 045 0 86-J0.42 208
1.70 GHz 1 20 0.05-10.42 0.84 -j0.43 2 00
1.80 GHz 1.28 0 03-J039  
4 69E-3-j
0 82 - jO 44 1 93
1.90 GHz 1.3S 0.81 - jO.44 187
2.00 GHz 1.43 -0 01 - JO 34 0 60 - jO 44 132
2 10 GHz 1.52 -0 03 - jO 32 0 59- 045 1.78
2 20 GHz 1 81 -0 05 - jO 29 0 5 7 - 048 189
Ireq. GHz
Fig. 2.4. ADS data display reveals the requirements for stabilisation of the device 
model, the small-signal gain and DUT input and output impedances.
The major and obvious disadvantage of using a linear model for the 
DUT is the limited accuracy and thus applicability of such a PA design 
across any significant dynamic range, particularly approaching large- 
signal operation. This remains the case even if the small-signal S- 
parameters of the active DUT used in the design simulations have been 
previously measured on a real device using a VNA (vector network
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analyser). In a business where the cost-efficacy - or Watts-per-Dollar - 
criteria is just as much of a concern to the PA designer as output power, 
linearity and efficiency, it is common to see practical implementations of a 
power amplifier design methodology which will consider the device 
characteristics across high dynamic ranges of power, including into its 
nonlinear region up to at least a level of 1dB (1 Decibel) gain 
compression [4-5].
This renders designs such as the one shown here useable only within 
the device’s small-signal application, well backed-off from the onset of 
any gain compression and device nonlinearity. Even then, linear S- 
parameter-based designs implemented around some device 
technologies, such as GaN with its commonly observed soft and 
continuously compressing gain characteristic, even at low drive [6-7], 
would result in discrepancies in the realised PA performance compared 
to the simulated design.
Design procedures accounting for at least some level of nonlinear 
device operation are necessary in overcoming these simple designs 
disadvantages.
2.2.3 Nonlinear PA Design for Optimising Absolute 
Performance Measures
The majority of wireless communications require the PA block as a 
whole to perform linear amplification of incident signals. However 
additional sub-sections to the PA block in the form of pre-distortion [8-9], 
combined with the ‘acceptance’ for “some” level of PA nonlinearity during 
signal amplification [10-11], has seen PA designers move more and more 
towards developing PAs intended to operate further into the nonlinear 
regions of the devices’ transfer characteristics. This can lead to greater
- 19-
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cost-efficacy of the active devices by driving towards increased output 
power, with the intention of applying linearity enhancement techniques 
(such as in [8-9]) following the completion of the PA design.
Measurement set-ups, such as the one presented in [12] and 
represented in Fig. 2.5 as a block diagram (implementing passive load 
tuners [13]), enable investigations into, and the characterisation of, 
nonlinear power transistor devices intended for the development of high 
power amplifier designs. In this case the DUT can be characterised 
through the measurement of incident and reflected waves from both the 
device input and output, whilst absolute power can be directly recorded 
through power meter measurements, as indicated in Fig. 2.5.
VSWR PoutPin PhasePrefl.
Idc
Vdc
DC
Amp.
Output
Network
DC
Amp.
Variable
Mismatch
Power
Meter
Plotter
Power
Supply
Power
Meter
Computer
RF
Source DUTCoupler
Input
Network
Power
Meter
Fig. 2.5. Schem atic set-up for measuring absolute power and input/output 
reflection coefficients of the DUT, with additional passive load-tuning capability
[12-13].
This kind of measurement and characterisation set-up enables 
measurement plots such as load-pull contours, dynamic power sweeps 
and the location of local optima input and output impedances; all of which 
can lead to the design of suitable input and output PA matching 
networks, resulting in optimised PA designs as presented in [14-17].
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However, many published PA results claiming specific modes of 
operation having been achieved - most notably when investigating high- 
efficiency PA designs [16-18] - are done so at quite a high level of 
discretion and approximation. The system design framework shown in 
Fig. 2.5 allows for accurate measurements of power at the fundamental 
signal frequency. However there is naturally a lack of separation 
between any harmonic signal components, and thus makes any detailed 
analysis when considering modulated stimuli impossible. This ‘missing’ 
information is frequently obtained through additional separate 
measurements such as harmonic spectra, but difficulties arise when 
trying to relate the separate measurements back together due to a 
missing time or phase reference. When trying to investigate complex 
modes of PA operation with such a system as in Fig. 2.5 it is impossible 
to identify when and where the DC power supplied to the DUT has been 
transformed into the fundamental or harmonic power. As a result of 
these factors, any focus on the development of energy-efficient RF 
systems will be based on numerous build and test iterations.
A more productive solution to this frequent design problem of 
prototyping and realising complex PA modes is to develop an RFPA 
design methodology which is based around the current and voltage 
waveforms associated with the DUT, the product of which in turn defines 
the associated produced and dissipated powers. The need for RF 
waveforms is a crucial part of enhancing the design methodologies 
behind realising more efficient RFPAs.
2.2.4 Waveform-Based PA Designs and the Utilisation of 
Nonlinear Device Models in CAD
When considering PA design methodologies which make use of the 
availability of voltage and current waveform information, the direct link
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back to fundamental circuit theory is enabled. This fundamental amplifier 
circuit theory is widely publicised in text books [19-21]. However more 
recently than this, many journal and research paper publications have 
helped “define”, through experimental analysis, some of the highly- 
discussed complex high-efficiency modes of amplifier operation, in 
particular covering B, E, F and F'1 -class modes3 [22-32], as well as other 
efficiency-enhancing PA architectures such as the Doherty mode [33-34].
Some of the highest published PA efficiency figures which make use of 
RF waveforms - at the time that this research started out - are listed in 
[35-38]. Here, although working at modest power levels less than 1W 
(Watt), efficiencies (drain and/or power-added efficiencies) consistently 
above 70% are presented. In these examples the PA architecture 
commonly implemented is a class-F or inverted class-F mode3 of 
operation, highlighting the critical importance of obtaining waveforms at 
the device-plane in being able to define the mode achieved.
Through more careful detailed inspection it can be shown that an 
approach based on waveform measurements has the potential capability 
to unify all design and manufacturing stages of RF systems (Fig. 2.6) 
enabling the replacement of measurements such as S-parameters, 
ACPR (adjacent channel power ratio), EVM (error vector modulation), 
BER (bit error rate) and pulsed l-V plane characterisation [39].
WAVEFORMS
Fundamental Nonlinear Power Lineariser Amplifier & Amplifier &
Circuit theory > device -► amplifier > design > Lineariser -► Lineariser
modeling design production testing
Fig. 2.6. Flow diagram indicating the stages of PA design for wireless 
communications; The unifying link between them all is “Waveforms” [39].
3 Description of the PA modes of high relevance and importance to this thesis will follow in subsequent 
sections of this chapter.
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Fig. 2.7 shows example output voltage and current waveforms where 
relatively high-efficiency performance (61%) is initially observed. This 
case could quite easily represent a condition which may be appear as a 
local optimum on a contour plot, obtained from a measurement set-up 
solely based around power measurements (i.e. Fig. 2.5). It is only on 
inspection of the current and voltage waveforms seen at the device-plane 
that any analysis of the perceived “optimum” condition can be carried out. 
In this example (Fig. 2.7) the loading of the harmonic frequency 
components can be adjusted such to dramatically improve the efficiency 
of the device operation and emulate closely a high-efficiency amplifier 
mode [26, 29], as shown in Fig. 2.7 (right).
80-1
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o  4 0 -  
£  20 -
- 0 8  3  
- Q 6  Q 
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Fig. 2.7. Observing the current and voltage RF waveforms enables a great insight 
as to where device performance could be improved; In this case, efficiency.
It is vital therefore not only to measure the device waveforms but also 
to control the relationship between the current and voltage waveforms 
through waveform-engineering. This can be achieved through the 
impedance control at each of the harmonics in the signal spectra, i.e. an 
application of Ohm’s law. Section 2.3 describes this in more detail 
through a case-study example.
Applying the waveform-engineering concept in a CAD environment with 
nonlinear device models is the obvious next step to take from the simple 
CAD-based S-parameter design approach described in section 2.2.2. It 
is here though that empirical or equation-based models, such as those 
implemented in Doherty PA designs in [40-41], reveal the difficulties in
-23-
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developing accurate nonlinear models rapidly following the transistor’s 
release to the PA design community. Thus these complex nonlinear 
device models can be insufficient for efficient and effective PA design, 
the accuracy of which relying heavily on development time. In response 
to these perceived reliability issues, several research groups are now 
focusing on developing new types of measurement systems which 
enable highly accurate nonlinear device characterisation right down to a 
RF waveform level in combination with the ability to actively and precisely 
terminate the DUT in any impedance environment, at multiple harmonics 
independently [42-46]. Such systems set up the potential for waveform- 
engineering directly on the device intended for a particular PA design, 
with the intention of avoiding long and multi-iterative-prone PA design 
and realisation processes.
2.3 Waveform-Engineering Using a Nonlinear Network 
Analyser with Active Load-Pull - Class-F Design 
Methodology Case-Study
2.3.1 A Waveform Measurement System for Enabling 
Waveform-Engineering
Fig. 2.8 details a waveform measurement and characterisation system 
with the potential for rapid PA mode design and emulation [44]. The 
problems highlighted in section 2.2.4 of simulating nonlinear device 
models in a CAD environment can be overcome by investigating an 
alternative overall solution to the current design methodology problem. 
Making use of newly developed measurement set-ups and techniques 
available, as in [44], is one way of investigating these potentially novel 
PA design methodologies.
In Fig. 2.8 it can be seen that all waveform capture is focused around a 
Tektronix 4-channel time-domain microwave oscilloscope. This has
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broadband measurement capability up to 12GHz, with the individual 
channels fed from the forward and reverse signals from portl and port2 
by the four directionally-coupled paths respectively. Precise attenuation 
is placed in the couple paths to the oscilloscope to ensure power levels 
do not exceed the compression level of the instruments receivers, but 
also that the intended working dynamic power range was within the 
dynamic range of the receivers’ measurement capability. Input and 
output high power bias-tees manufactured in-house feed the necessary 
current and voltages to the DUT as specified by the user in the control 
program. An external load-pull test-set is made up of triplexing structures 
and individual Agilent ESG signal generators (all phase locked using the 
10MHz lock capability) with power amplifier stages for each triplexed 
frequency component. These active load-pull signals are amplified and 
by using circulators to isolate the output signal from the DUT, the 
magnitude and phase of each individual load-pull signal can be precisely 
controlled in the load-pull program. This enables a means of varying the 
load reflection coefficients seen by the DUT at one or each of the 
harmonic frequencies [44].
Agilent ESG  
Signal Sweeper PC Controller 
and Data Captare
High Power 
Btaa Tee R F Switch
Port 1 Port 2
atten.
dB
D C  Feed 
(<100 M H z)
2 Load I :  Load
High Power 
SOOhm LoadTektronix 4 Channel 
M icrow ave Oscilloscope
To Controller
Fig. 2.8. Schematic overview of the waveform measurement and active load-puil
system [44].
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The RF switches provide a means of repeatable switching of the RF 
signal sweeper (an Agilent ESG RF signal generator) between port one 
and port two in order to perform small signal S-parameter measurements 
on the DUT.
Such a nonlinear measurement system as the one shown 
schematically in Fig. 2.8 has not only the capability to independently 
capture the magnitude and relative phase of the forward and reverse 
waves at the DUT input and output ports, but also the additional 
combined control of gate and drain bias and multi-harmonic load 
impedance environments. This system enables a novel means of PA 
design; one which can be investigated directly on the real DUT and all at 
power levels up to 120W CW (continuous wave) [44].
These types of nonlinear measurement systems and techniques open 
up many new possibilities, not only in terms of power amplifier designs 
implemented directly on a real DUT, but also in terms of device 
characterisations. These have already been illustrated and presented 
in [47]. The key aspect of the research presented in this thesis is to 
illustrate further the role that nonlinear measurement systems can play. 
This is in combination with the importance of developing PA design 
methodologies which are accurate and can be relied upon right through 
to the fabrication process, and thus set the objective of realising - on a 
‘first-pass success’ basis - performance-optimised RF power amplifiers.
2.3.2 Class-F Design Methodology Case-Study
A very recent publication has investigated and developed a detailed 
methodology for designing an optimally-efficient class-F mode in 
relatively low-power (0.5W), on-wafer GaAs (gallium arsenide) 
transistors [48]. This is one of the first research publications which
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present results from a combined waveform measurement and multi­
harmonic active load-pull-based systematic design approach to engineer 
the DUT waveforms to suit a specific amplifier mode of high-efficiency 
operation.
The main objective of this previous research was to make direct use of 
widely available theory of the class-F mode [23, 27, 30-31, 35, 38], and 
emulate this theory in a practical approximation of a class-F amplifier. To 
begin with the class-F mode itself must be defined. Fig. 2.9 shows the 
ideal characteristic class-F current and voltage waveforms, made up of a 
perfectly half-wave rectified sinusoid and square waveform respectively. 
This represents the ideal 100%-efficient device operation synonymous 
with this mode.
The Fourier transform of these ideal waveforms is also shown in 
Fig. 2.9, revealing the frequency-domain components. The class-F 
design methodology in [48] sets out to develop a three-harmonic 
approximation of the class-F mode. Therefore considering up to the first 
three-harmonics of the ideal case, and applying the inverse Fourier 
transform to this spectrum, the waveforms for a three-harmonic 
approximation of class-F are obtained. However the theoretically- 
optimum efficient, or ‘maximally-flat’ [23] case for a three-harmonic 
approximation of class-F sees the fundamental, second and third 
harmonic components adjusted from those of the ideal infinite case, as 
shown in Fig. 2.10. The efficiency of this three-harmonic approximation 
is in-turn reduced from that of the 100% ideal case, and is so by 
bandwidth-limiting factors imposed on the current and voltage waveforms 
respectively [23]. This results in an optimum efficient condition of 90.6%, 
as components of the current and voltage waveforms have the potential 
for overlap, and thus lead to a proportion of power dissipation.
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Fig. 2.9. (Left): Ideal (infinite-harm onic) class-F output voltage and current 
waveforms, (Right): Frequency-domain spectrum of the same ideal class-F case.
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Fig. 2.10. (Left): Spectrum for a maximally-flat three-harmonic approximation of 
class-F, (Right): Resultant time-domain current and voltage waveforms for the
class-F approximation.
This maximum achievable device efficiency is in fact further reduced by 
the discrepancies between an ideal RF switch and the GaAs technology 
pHEMT (pseudomorphic HEMT) intended for the design. Such non­
idealities extend to the turn-on characteristic of the real DUT and thus the 
achievable minimum voltage (voltage-offset, or ‘V knee’)  and available 
range for the voltage waveform to develop. This reduces the overall 
achievable efficiency (n) figure from 90.6% to approximately 71.2% when 
working with a fixed drain voltage supply (VDc) - a result shown by 
Eq. 2.5:
= Voc~tW x90.6% = 3 5~ ^ 75x 90.6 = 71.2% (2.5)
^ D C  ^ . 5
With the design theory set and an efficiency target enabling a means of 
performance verification, the development of a class-F design
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methodology continues. The DUT used for this case-study application 
was a 2x100pm (100 micro-metre) GaAs pHEMT device - for mobile 
handset applications - with V knee =0.75V and operating at a drain voltage 
of 3.5V [48]. The fundamental operating frequency was 1.8GHz (1.8 
Giga-Hertz). A major benefit of investigating PA mode theory directly on- 
wafer is the relative close correspondence between the calibrated 
(measured) and the device current-generator plane RF waveforms. 
Hence in this example there is a limited requirement for de-embedding, 
with only the output capacitance (CdS) to remove in order to obtain 
waveforms which correlate to PA mode theory.
The design methodology on the real active DUT then followed a 
systematic procedure. Firstly, the focus was to engineer the output 
current waveform into the three-harmonic approximation of the half-wave 
rectified sinusoid, whilst driving the device into its optimum fundamental 
load. Essentially the bias point (Vg) of the device enables control of this, 
and it was the objective of the work in [48] to analyse the individual 
output current harmonic components and adjust Vg accordingly to ensure 
the third-harmonic output current component is nulled. This then 
eradicates any overlap in waveforms (and hence power dissipation) with 
the third-harmonic voltage component which will be, by definition, present 
in the squared voltage wave. With the optimum gate voltage not 
completely independent of the drive level to this real device (Fig. 2.11), 
the measurement system on which this design methodology was 
implemented [44] provided the means by which to independently control 
and/or fix drive, and so give the designer a means of choosing a drive 
level and bias point at which to set the design.
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Fig. 2.11. Third-harmonic current magnitude as a function of gate bias and 
normalised drive level (ranging from linear operation to hard compression) [48].
Following this, the attention of this methodology then switched to 
engineering the output voltage waveform in order to obtain the optimum 
and theoretically maximum-efficient condition predicted by theory 
(Eq. 2.5) of 71.2%. In setting the required second-harmonic short 
impedance, thus to remove any unwanted second-harmonic component 
from the output voltage waveform, several observations were made 
in [48]. It became apparent that there was an importance in the ‘quality’ 
of the short; that being the ratio of the real second-harmonic load 
compared to the real fundamental load. A ratio of any less than 1/10 saw 
a degradation in the efficiency recorded. This poses the challenge of 
scaling the class-F design methodology to higher power devices where 
the fundamental optimum load tends to be lower, thus succumbing to the 
difficulty in realising second-harmonic loads a tenth of the size. This 
observation however opens up the opportunity to investigate other modes 
of operation where a second-harmonic ‘short’ is not necessarily required. 
This could potentially be something as simple as replacing the second- 
harmonic ‘short’ with an ‘open’ impedance where a scaling of 1:10 from 
the fundamental optimum load is more realistic - i.e. the class-F'1 mode 
(see section 2.5).
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Finally for the class-F design in [48] the third-harmonic load impedance 
can be independently controlled so as to now square the output voltage 
waveform. This requires, from theory of class-F [22], a third-harmonic 
voltage component of 1/6 of the fundamental voltage component, and as 
such through the use of the active load-pull element of the utilised system 
the third harmonic load was adjusted towards an ‘open’ impedance to 
satisfy this criterion. By carefully re-adjusting bias and harmonic load 
parameters once again the design was optimised fully, revealing the very 
high-efficiency device operation that had been obtained.
The described case-study in this section has demonstrated the novel 
use of an RF waveform measurement system, in combination with multi­
harmonic load-pull, for waveform-engineering high-efficiency modes 
described by theory. In this example a peak efficiency of 75% was 
recorded, in line with - and in fact just above - that predicted by prior 
analysis and calculation. Fig. 2.12 shows the RF waveforms from this 
optimum condition, once again providing a highly reliable means of 
validation that a class-F-mode approximation has been achieved from 
this systematic methodology.
100 -|
  , 80 -
< 6 0 -  
JL 40 -  
- ?  20 -  
0 -
100 -i -6
8 0 -
- 2  ^
200  400  600
Phase [°12 0 -
0 -
Fig. 2.12. Final peak-efficient RF waveforms obtained in [48] following class-F
design.
Described in the research paper itself [48], the role of CdS has led in-
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part to the distortion of the current waveform away from the theoretically- 
defined shape as a result of current flow across CdS, which in-turn has 
been caused by the third-harmonic voltage component that was present. 
This parasitic element has not being fully accounted for in this 
methodology, and the acknowledgement that larger device-based 
designs would increasingly require the removal of CdS in order to obtain 
meaningful waveforms is an important one. It is the objective of the work 
described in the subsequent chapters of this thesis, to investigate such 
larger device-based design methodologies and thus enable a scaling of 
waveform-engineering processes to high-power amplifier designs for 
base-station applications, where efficiency enhancement is also crucial. 
Of similar importance is the investigation into waveform-engineering- 
based PA designs implementing different device technologies to that 
already looked at in this design case-study - particularly in light of newly 
emerged device technologies such as wide band-gap GaN RF transistors 
[49-50].
2.4 GaN Device Technology and Applications Within PA 
Design for Wireless Communications
2.4.1 GaN Compared with GaAs and Si LDMOS
The successful development of gallium-nitride-based semiconductor 
technology for RF transistor applications during the 1990s has brought 
with it significant potential benefits for the PA designer and of course the 
wider RF communications industry. With a typical energy gap (Eg) of 
3.4eV (3.4 electron Volts) - three times that of Si (silicon) or GaAs - GaN 
is defined as a ‘wide band-gap’ semiconductor material. This 
characteristic gives GaN, and other wide band-gap materials such as SiC 
(silicon-carbide), not only a much higher breakdown voltage property [6, 
49], but also a lower turn-on-resistance (Ron), making it highly suited to 
high efficiency RF PA applications [49]. GaN retains these benefits
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without compromising on longer electron transit times, and thus lower 
transit-frequencies (fj)\ this being the case if FETs (field effect 
transistors) fabricated from GaAs (for example) were re-dimensioned to 
accommodate the same high voltage operation [49] (Fig. 2.13). The 
ability to operate at much higher voltages once again in-turn means that 
GaN transistors can exhibit very high output powers per size of gate 
periphery - more than 10W/mm at S and C-band frequencies 
(approximately halving at X-band frequencies), as opposed to typically 
less than 1W/mm from GaAs FETs [6].
Overcoming initial reliability issues encountered with the new 
fabrication processes of GaN RF transistors, the technology has now 
developed further enough for many RF device manufacturers - such as 
Nitronex [51], CREE [52] and Fujitsu [53] to name just a few - to commit 
to commercial manufacture of GaN transistors and benefit from the 
important new power amplifier applications that GaN technology 
promises, as already detailed above.
G aAs transis tor: For a non-wide band-gap FET 
technology to operate at high voltages, the size of 
the fabricated transistor channel needs to be longer 
to avoid breakdown: But this increases transit time.
< 100V )
Longer transit time
Source Gate Drainran . n■9
Conducting Channel________________ I
GaAs semi-insulating 
Layer
Substrate
GaN transistor: For a dimensionally-smaller 
structure, the high-voltage breakdown nature of GaN 
means that RF voltage swings of more than 100V 
can be realised without increasing transit time.
Vds.oeak = 100VV 
Shorter transit time
Source Drain
Fig. 2.13. Comparing breakdown of conventional semiconductor FETs with wide 
band-gap GaN transistor technology.
Some examples where Si LDMOS (laterally diffused metal-oxide 
semiconductors) or GaAs transistor technology are utilised in high-
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efficiency PA designs which develop high peak output voltages, i.e. 
class-E [14] and class-F'1 [18] - where the peak voltage swing is by 
definition more than three-times the DC voltage bias level - have had to 
employ a trade-off on the DC drain voltage bias level; reduced from the 
nominal 28V to 18-20V. An example where a 28V drain voltage was 
implemented in a class-F'1 mode design around a Si LDMOS device 
details the observation of the onset of breakdown [54], clearly indicating 
the problems of comparably low voltage breakdown in Si LDMOS.
The high-voltage breakdown capability of GaN makes it a more suitable 
choice for PA designers developing designs where high peak voltages, 
several times larger than the utilised drain voltage, will be exercised.
2.4.2 Current Applications of GaN Device Technology in 
RFPAs
There are many reported applications of GaN in PA designs which 
exhibit and reveal the beneficial properties of this relatively young RF 
device technology. Bandwidth-enhanced PA designs such as in [55-57], 
and efficiency-enhancing PA architectures in [58-59], all developed 
around GaN technology, reveal the importance of improved 
semiconductor technologies for furthering PA development for the RF 
wireless communications industry.
Very few of these reported GaN applications have, once again 
however, presented any substantial experimental waveform data through 
the process of obtaining the final PA performance results. As a result, 
despite observing improved device performance than may be realisable 
with previous device technologies, there is no clear indication as to 
whether a ‘final-optimum’, e.g. in terms of efficiency or bandwidth, has 
been obtained.
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Here, waveform-engineering-based design methodologies have the 
potential to reveal to the PA designer whether optimum device 
performance has been achieved, just as is possible for any device 
technology. The independence as regards to the DUT technology 
utilised - whether more established, or in its relative infancy - means that 
each specific PA design methodology can in theory be adapted to suit 
any RF device technology. In the case of gallium nitride, this could 
potentially be extending peak RF voltages such as in the class-F'1 mode 
(section 2.5.1), or carrying out investigations into combined optimum 
broadband-efficient modes (‘class-J’, section 2.5.2) with a technology 
arguably best-suited to such operation.
2.5 Efficiency-Enhancing PA Modes for the Basis of 
Novel Waveform-Engineering Design Methodologies
2.5.1 The Inverse Class-F Mode of Power Amplifier
Similarly to the more commonly-seen class-F mode (as described in 
section 2.3.2) the inverse class-F mode is defined by its characteristic 
half-wave rectified sinusoid and perfectly square output waveforms, 
however in this case these waveform shapes correspond to the output 
voltage and current respectively (Fig. 2.14); a reversal from that defined 
by the standard class-F mode [26]. This mode too has the theoretical 
capability of developing 100%-efficient device operation, and is a mode 
that has relatively recently been gaining increased interest by PA 
designers for high-efficiency applications at high powers [17, 28-29].
Conversely to class-F, the current waveform in this case is now square, 
containing a fundamental component and all odd harmonics. The way in 
which this is achieved, as regards to device operation, is to bias the DUT 
in class-A, and drive it hard into compression such that the output current 
waveform is clipped perfectly square by the device operation boundaries.
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It is then necessary to open-circuit load all of the even harmonic 
components, whilst short-circuiting the odd harmonic components, in 
order to shape the output voltage to a perfect half-wave rectified sinusoid.
3.0 -
0.82 .5 -
2.0 - 0.6
\ c »1 .5 -
0.4
1.0  -
0.20 .5 -
0.0 0.0
90 180 270 360 450 540 630 720
phase / degrees
Fig. 2.14. Ideal (infinite-harmonic) c lass -F 1 output voltage and current waveforms.
A class-F'1 design methodology could follow similar steps to the class-F 
methodology described in section 2.3.2, setting out to develop a three- 
harmonic approximation of the class-F'1 mode. Of course, implementing 
it in real devices with non-ideal characteristics will lead to further 
performance approximations. However these considerations can all be 
accounted for in the same way as described for the class-F design 
methodology, enabling calculated predictions of achievable performance 
to be obtained prior to design.
It is the objective of part of the research carried out in this thesis to 
develop a high-efficiency design methodology for realising optimum 
approximated class-F"1 operation. Further challenges of implementing 
this on a high power packaged GaN device will be investigated revealing 
a potential solution to the perceived issue (raised in [48]) of scaling 
waveform-engineering to higher power devices.
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2.5.2 Class-J: A Potential for High-Efficiency, Linear and 
Broadband PAs
Another even more recently presented mode is the class-J amplifier. 
Although the mode itself is not a new concept as regards to the practical 
PA, it is only recently (2006) that the operation has been defined 
theoretically [60]. Since this, only a small number of research 
publications have followed which recognise the class-J-mode operation 
[61-63].
In [60] Cripps initially defines class-J as a more practically applicable 
mode of operation than the more classical modes in that it makes direct 
use of intrinsic parasitic elements such as the drain-source capacitance 
(Cds) present within a real device as part of the physical DUT loading 
criteria. The objectives of the theory surrounding class-J is described by 
Cripps as taking the approach of somehow incorporating the device non­
idealities into the PA mode theory leading to deviations away from 
classical harmonic short and open terminations used in other efficiency- 
enhanced PA modes [60]. In a practical class-B PA design it is the ratio 
between Xc (the capacitive reactance of CdS) and R|_ (the optimum 
fundamental load) that defines how close to classical class-B the 
practical PA approximation will be. A ratio less than 1 assumes class-B 
operation with shorted harmonics. However this ratio, although not 
periphery dependent, is technology dependent and it is shown in [60] that 
by applying a range of reactive offsets to the fundamental load, the 
class-J mode can be ‘tuned’ so as to enable a broader range of X c/R l 
(above 1) to suit the requirement for the peak-efficient linear condition 
associated with the bias point implemented (78.5% for class-B) [60].
The frequency dependence of Xc opens up the scope for this mode of 
operation - based around more practically applicable theory - to be
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investigated further through experimental measurements for its 
broadband potential in achieving efficiency enhanced PA operation.
Working alongside more recently published research (2009) which 
defines the class-J mode through a robust combination of theory and 
experimental validation [64], the research presented in the subsequent 
chapters of this thesis has investigated the use of this newly presented 
amplifier mode-theory for the development of a broadband amplifier 
design methodology. Just as for the class-F and class-F'1 modes 
described previously, it is the objective to optimise device performance in 
a systematic manner by means of waveform-measurements and multi­
harmonic impedance control. From the already-presented theory 
covering the class-J mode, there is shown a potential for efficiency- 
enhanced device performance across a significant bandwidth. In making 
a full characterisation of the mode, connections between the theory and 
real devices under-test can be established. Once again, waveforms 
enable such means for comparison and further understanding of the 
mode. Thus in-turn, this provides a means for a more systematic and 
measurement-focused approach to realising the full potential of class-J; a 
mode which although may already be being implemented inadvertently 
by PA designers, is one which will aim to avoid the blind-folded, non- 
optimal design approach that arguably exists currently.
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2.6 Chapter Summary
This review chapter of current literature on the topics surrounding the 
efficiency enhancement of RF power amplifiers has revealed several 
important factors. These most notably includes the limitations that 
current PA design practices exhibit as regards to yielding (of which is 
crucially the key, and arguably the most important aim of any PA design) 
the best possible performance from your device. Focusing on the 
implementation of specific modes of PA operation for the purpose of 
achieving optimum efficient device operation, many of the existing PA 
design methodologies lack any use of RF waveform measurements in the 
validation of such modes. This by definition requires the complex device 
output waveforms to be shaped, or ‘engineered’ to a precise degree. 
This review has described the increasing capability to measure RF 
waveforms accurately and across very wide frequency bandwidths, which 
thus paves the way for novel PA design methodologies - such as those 
presented in the following chapters of this thesis. It is this direct use of 
measured RF waveforms which is key in this work. And in fact is the 
crucial concept when designing and engineering specific modes of 
operation described by the PA mode theory already presented by many 
of the authors referenced throughout this and subsequent chapters.
Presented in this review have been several examples of PA designs 
where the prototyped PA has not fully met predicted performance. Yet 
without waveform data in the practical design a means of determining the 
reasons for any discrepancies cannot be made. Methodology examples 
in this review where RF waveforms have been utilised in the form of CAD 
models, rely heavily on the accuracy of such models. Thus any 
performance discrepancies revealed by the prototype PA once again 
succumb to a lack of waveform data on the real device itself for 
comparison.
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The work detailed in the following chapters of this thesis aims to make 
a more sophisticated use of the RF waveforms measurement capabilities 
which already exist, with the further aim of developing novel design 
approaches to overcome the PA design methodology problem of realising 
performance-optimised power amplifiers, particularly for the design of 
efficiency-enhanced amplifiers for wireless communications applications. 
This, most notably, will make use of newly emerging high-power 
packaged GaN devices; a semiconductor technology which has already 
shown the potential for high-voltage, high-efficiency and high-bandwidth 
operations.
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Chapter 3. High Power Waveform- 
Engineering-Based High-Efficiency PA 
Design
3.1 Introduction
As detailed in Chapter 2, a previous design methodology has 
investigated the use of waveform-engineering for optimising efficiency in 
GaN on-wafer devices [1]. In this chapter, the step-up in device size and 
output power capability poses several new questions in terms of how a 
design methodology for yielding very high-efficiency device operation 
needs to be adapted from that described in [1]. The work undertaken 
and detailed within this chapter sets out the development of a new 
methodology to answer these questions. Such procedure adaptations 
from that in [1] include the obvious difference in device packaging and 
requirement for extensive de-embedding; from intrinsic parasitics4 with 
on-wafer devices, to full extrinsic and package de-embedding with larger, 
higher power devices made up of multiple transistor cells.
In this chapter the chosen mode of operation, and thus starting point for 
theoretical investigation, was the class-F'1 mode (as investigated and 
discussed elsewhere in [2-3]). A previous study on class-F'1 design has 
shown that higher theoretical efficiencies can be obtained compared to 
class-F amplifiers when considering ‘on-resistance’ effects [3]. Another
4 “P a r a s i t i c s >' is used as a plural to describe the total effect of the individual output parasitic elements.
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reason for choosing this mode includes the large voltage swing 
associated with class-F'1 operation, which is key to achieving the high 
power and high efficiencies with this mode of operation (see Chapter 2). 
This can often be difficult to realise with many current device 
technologies (e.g. Si LDMOS, GaAs) due to the limitations induced by 
device breakdown voltages [4]. However, with advancements in wide 
band-gap semiconductor technologies (GaN, SiC), larger voltage swings, 
and thus DC rail voltages, become feasible, hence allowing for power 
amplifiers with very high-efficiency performance to be realised [5]. For 
the case of the device output power being held constant, an additional 
advantage arises in that the maximum drain current swing can be 
reduced to minimise any effect of the ‘knee’ (offset voltage) [6-7]. This 
wide band-gap device technology was to be the basis of this power 
amplifier design methodology.
In this study a 10W GaN HEMT from CREE Inc. (part number 
CGH40010F, see Appendix A1 for device datasheet) was used. 
Investigations were carried out at two fundamental frequencies, of 
0.9GHz and 2.1GHz - two of the major wireless communication 
frequencies in which, for example, satellite services and 3G 
telecommunications are situated respectively - using a high power active 
harmonic load-pull waveform measurement system [8-9]. A procedure 
developed for optimising class-F operation for on-wafer devices in [1] has 
been adapted in the development of a class-F'1 design procedure for 
optimising efficiency of packaged high power GaN devices. The 
implemented de-embedding process [10] allows for analysis and 
engineering of the RF waveforms that exist at the device current- 
generator plane, and hence, with further waveform measurements of the 
final optimised design, and comparisons with PA mode theory, enables a 
means of determining the degree of success as regards achieving the 
target mode of operation.
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3.2 Measuring High Power Packaged Devices
3.2.1 Device Stability Analysis
As with any PA design approach, the importance of prior stability 
analysis of the device intended for a design is a key stage in the 
development of all high power amplifiers. As described in Chapter 2, the 
waveform measurement system can implement a broadband ‘500’ 
impedance environment from 0.5GHz, up to 12.5GHz [8-9]. This set-up 
enables a good and accurate means of measuring small-signal S- 
parameters across similarly wide frequency ranges as described in [8-9].
A device fixture was developed to accommodate the packaged GaN 
HEMT device, whilst maintaining the broadband 500 impedance through 
the use of microstrip lines milled onto Rogers TMM® (a thermoset 
microwave laminate). Fig. 3.1 shows this fixture with the DUT in place, 
along with the manufactured TRL (thru-reflect-line) standards for 
calibration [11] (see Appendix A2 for details on this TRL calibration).
■Reflect]
(short)
Fig. 3.1. Device fixture (left) and TRL calibration standards for use in measuring
the DUT (CGH40010F)
Measured bias-dependent S-parameters of the DUT (CGH40010F) 
were made between 500MHz and 6.5GHz with steps of 100MHz, 
encompassing the important potentially-unstable frequency band upper- 
limit of approximately 3.5GHz, as well as the intended device operation 
centre frequencies of 0.9 and 2.1GHz, and appropriate harmonics.
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Saving this data to a touchstone “.S2P” file format, and importing directly 
to Agilent’s ADS CAD environment, the stability ‘K’-factor, as well as load 
and source stability circles, can then be calculated and plotted for each 
frequency of interest on the Smith Chart, an example of which is shown 
in Fig. 3.2 for the bias condition Vgs= - 1 .8V.
Fig. 3.2. Left: Calculated wideband K-stability factor, and Right: Load-stability 
circles from measured small signal S-parameter data of CGH40010F, shaded 
areas indicating frequency-dependent unstable regions of the unity Smith Chart.
Although a relatively straight forward procedure, this practical analysis 
of the device S-parameters enables an essential insight into the DUT’s 
broadband behaviour, not only in terms of small-signal gain (S21), but 
also the potential for instability and oscillation as a function of presented 
load and/or source impedance(s). Since these S-parameters have been 
measured directly from a real working device at a given bias condition, 
they give a much more reliable and precise indication of which regions on 
the Smith Chart are to be avoided during the load-pull stage of the multi­
harmonic impedance control and DUT performance optimisation 
(Fig. 3.3).
Since the DUT being implemented here is a packaged power transistor 
device, the impedance considerations for stability apply to the calibrated 
reference plane of the device package-plane. The intention during the 
PA design methodology development was to apply parasitic de­
&
1.0GHz
0.4  W-----------------------------------
0 2 /^Potentially Unstable ' Unconditionally Stable 
Q0 | Below 3.2GHz y  Above 3.2GHz
0.5 1.0 1.5 2.0 2.5 3.0 3 5 4'o 4.5 5.0 5.5 6.0 6.5. .0  
Frequency / GHz
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embedding and observe operation at the lgen.-plane, hence careful regard 
for potentially-unstable regions of the Smith Chart needs to be adhered to 
at the appropriate reference planes.
y  0.9G H Z l.o G HZ
\f ~  \  j/)
§ \ U n s t a b le  s o u r c e  £ 7  / I  \
I m p e d a n c e s  I  J J
1 \  /  I  \  /  3 \
Fig. 3.3. Smith Chart with load stability circle at 0.9GHz and 2nd and 3rd harmonics 
clearly indicating which impedances are to be avoided when it comes to 
developing the efficiency-optimised PA design.
A more detailed description of the full stability analysis procedures 
implemented can be found in Appendix A3.
3.2.2 Understanding the Device Waveforms
As previously discussed in this chapter, the utilised TRL calibration 
generates a calibrated measurement reference-plane at the device 
package and not, as is the case for on-wafer measurements, close to the 
device lgen.-plane. Thus, by generating an equivalent circuit model for the 
approximated package network and output parasitics, it is possible to 
enable a means of predicting and analysing device operation at the 
approximated lgen.-plane during the design process [10]. This process is 
essential for enabling RF waveform-engineering from PA-mode theory, 
as it allows for correlation between the measured dynamic l-Vs and the 
device DC-IV plane which defines the boundaries of the device 
performance.
Fig. 3.4 shows a typical output DC-IV plane of the device ‘CGH40010F’
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following static-IV characterisation. Also indicated on this figure is an 
example class-A-mode load-line (35Q) from which the DC voltage offset, 
or ‘knee-voltage’, is determined. The knee-voltage arises as a result of 
the non-ideal turn-on characteristic of the transistor, and hence will vary 
according to how far up the l-V the device peak current hits [6]. Such 
parameters as this can provide the PA designer with key information 
regarding the suitability of the DUT for a particular application. For 
example, the relatively small voltage offset seen here in Fig. 3.4 is well 
suited to the objective of engineering as-large-as-possible voltage swings 
for high power and high-efficiency PA-mode applications, as will be 
discussed in more detail in the following section of this chapter.
Vknee 
Vds= 2.400 
lds= 1.632
Qpoint 
Vds= 28.000 
lds=0.902
Vpeak 
Vds= 59.600 
lds*0.001
0 10 20 30 40 50 60
V d s / V
Fig. 3.4. Static output DC-IVs of device CGH40010F indicating saturated drain 
current level, DC voltage offset ( ‘knee voltage’) for an example load-line, and the 
device l-V characteristics between Vds=0 to 60V.
Continuing to remember that the device output DC-IV characteristic 
defines the hard, outer boundaries of the device operation at the lgen.- 
plane, the need therefore exists to translate these boundaries to the 
device package-plane when scaling up from DC to RF frequencies.
Fig. 3.5 shows a schematic circuit that was developed to represent 
approximately the output parasitics of the CGH40010F GaN HEMT 
device.
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L-0.1nH 1-0,1 r*T  • -  -  *
<
L2 ' •
k-0 ,550  nH 
R-Q . .
Ctab7 
C-0.25 pF
Port
P2
Num-2
Current 
generator plane
Package plane
Fig. 3.5. Approximated equivalent network of device output parasitics for DUT
CGH40010F.
The circuit approximating the output parasitic effects of the device 
package allows -  when negated -  predictions for the desired 
terminations at the package-plane to be made, and importantly reveals 
the current-generator-plane current and voltage waveforms.
The network in Fig. 3.5 was derived through a combination of 
datasheet parameters and manufacturer’s passive package models. 
Specifically, the output capacitance (Cds2, Fig. 3.5) is stated in this 
transistors datasheet (see Appendix A1). The inductance L2 (Fig. 3.5) 
approximates the total bonding wire inductances. The number of 
bonding wires for this transistor was known, as well as their approximate 
dimensions. Thus by simulating these individually using the ‘Lbond’ 
bond-wire modelling component in ADS the approximate total inductance 
was obtained for the parasitic model. The remaining part of the output 
parasitics to model was the tab of the packaged transistor. This was 
modelled as a pair of series-L/shunt-C components (Ltab2, Ltab3, Ctab5, 
Ctab7 in Fig. 3.5). The package model that had been provided by the 
transistor vendor as an S-parameter file then enabled an optimisation of
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the individual parasitic model components to those values shown in 
Fig. 3.5 by using a simple S-parameter-fit approach. Confidence in the 
model could be obtained when applying the de-embedding to any 
measured waveforms captured at the calibrated package plane of the 
transistor. Any voltage or current ‘overshoot’ beyond the DC knee- 
voltage boundary or zero-boundary respectively would reveal a failure in 
the model to perfectly de-embed to the current generator reference 
plane.
It is important to note, that since the output parasitic network in Fig. 3.5 
consists of passive elements only, there are no nonlinear characteristics 
associated with it. Therefore all de-embedding applied in this work is 
done so without explicitly considering any nonlinear elements that may 
exist in reality. This approximation is more closely applicable to GaN 
devices than for LDMOS, most especially with regards to the output 
capacitance Cds (component Cds2 in Fig. 3.5). However due 
consideration of this in-place approximation must be taken into account 
when applying this de-embedding network. The de-embedding applied in 
this case is used to enable a strong indication of the mode of operation 
that is being facilitated during the multi-harmonic load-pull optimisation 
stage of the PA design. In combination with the device output 
performance figures it is been possible to analyse, and thus optimise, the 
device performance for the class-F"1 mode of operation that is detailed in 
this chapter in a much more rapid manner (see Appendix A4 for a 
specific example of the application of this de-embedding analysis) [10].
Using the theoretical class-F'1 loading [2-3] detailed in Chapter 2, the 
passive model, developed to represent the output parasitics of the GaN 
device, enables the complex loads required at the package-plane to be 
found. This is done through the translation of the ideal class-F"1 ‘real’ 
loads via S-parameter simulations in CAD (see Appendix A4). Table-3.1
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presents the second harmonic open and third harmonic short reflection 
coefficients (fundamental loading is presented in the next section of this 
chapter), at both the current generator and package reference planes of 
the CGH40010F device, required to establish a three-harmonic 
approximation of class-F'1 operation.
F r e q u e n c y I d e a l  C l a s s - F 1 
r e f l e c t i o n  c o e f f i c i e n t  
a t  l g e n . - p l a n e
I d e a l  r e f l e c t i o n  
c o e f f i c i e n t  a t  p a c k a g e -  
p l a n e  f o r  f o = 0 . 9 G H z
I d e a l  r e f l e c t i o n  
c o e f f i c i e n t  a t  p a c k a g e -  
p l a n e  f o r  f o = 2 . 1 G H z
2 f 0 1 Z  0 °  ( o p e n ) 1 Z  9 5 ° 1 Z  1 6 0 °
3 f 0 1 Z 1 8 0 °  ( s h o r t ) 1 Z - 1 4 9 ° 1 Z  - 8 9 °
Table-3.1. C lass -F 1 harm onic load reflection coefficients at current generator, and 
em bedded package-plane at 0.9GHz and 2.1GHz.
The package-plane complex impedances correspond to two operation 
frequencies; 0.9GHz and 2.1GHz respectively, as intended for the PA 
designs in the following section of this chapter.
With clear definitions of where the waveforms of interest exist, the 
development of a waveform-based design methodology can begin.
3.3 Inverse Class-F Theoretical Performance Prediction
The ideal class-F'1 output waveforms, shown in Fig. 3.6(a), of half-wave 
rectified voltage and square current represent a perfectly functioning, 
100% efficient class-F'1 amplifier. In reality this ideal performance is 
compromised by the DC offsets, as well as the ability to generate the 
perfect harmonic terminations required, as previously detailed in 
Chapter 2.
For the theoretical predictions made for this particular design case it is 
assumed that the output current waveform will contain components up to 
the fifth harmonic (through hitting the current boundary conditions at peak
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drive), whilst the output voltage waveform - shaped by the active loading 
provided through waveform-engineering - would be optimised up to the 
second harmonic component. These ‘ideal approximations’ of the output 
waveforms are shown in Fig. 3.6(b). In this approximated case current 
and voltage bandwidth limitation factors now become applicable when 
calculating the maximum theoretically achievable device drain efficiency, 
depending on the number of harmonic components being optimised in 
the each of respective output waveforms [2-3, 12-13].
Applying the equation for drain efficiency (hdrain) in [3], the theoretical 
efficiency for the above harmonic-approximation of a class-F'1 amplifier 
design, with DC voltage offset, Vknee, becomes that shown in Eq. 3.2:
2 5 2.0
2 0- -1 .5
-0!
- 0.00 5 -
0.0- -05
2.0 2.50 0 0.5 1.0 15
time, nsec
Fig. 3.6(a). Ideal c lass -F 1 output current and voltage waveforms.
2.5- •2.0
-1.52 0-
vcn
-0!£ 10-
- 0.00.5-
-0.500 -
1.0 15 2.0 250.50.0
time, nsec
Fig. 3.6(6;. C lass-F1 output current and voltage waveforms, approximated to five
and two harmonics respectively.
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current = 1.000x0.854 = 0.854 (3.1)
current
Where Veaim^'7!current is the product of the voltage and current
bandwidth limitation factors derived from [2, 12]. Vknee is the value of the 
DC voltage offset (0.5V used here), whilst Vqc is the drain voltage bias 
(28V here).
3A Waveform-Engineering High-Efficiency Modes
3.4.1 Practical Implementation at 0.9GHz
Processes implemented in [1] for obtaining highly efficient class-F 
designs were adapted in order to begin developing a procedure for 
obtaining an optimised class-F'1 design. This included a sweep of gate 
bias voltage to identify an optimum bias point which was conducted with 
the necessary fundamental and harmonic terminations, as stated in 
Table-3.1, in place. The drive level during the sweep was such that gain 
compression was approximately -3dB.
Once package-plane measurements were obtained, the equivalent 
circuit model for the output parasitics and device package was utilised 
once again to de-embed to, and reveal, the lgen.-plane current and voltage 
waveforms [10]. It was then possible to select a gate voltage which 
would more readily enable a squared output current and half-rectified 
output voltage waveform to be obtained. To achieve this, both the ratio 
of the second harmonic voltage to the fundamental voltage, and the ratio 
of the third harmonic current to the fundamental current, was selected in 
accordance with class-F'1 theory.
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selectee gate bias
0 .25 -
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- 6 8  -
0 .15 -
-  66LL
fund. :3rd currei0.10 -I 64
- 2.8 -2.4 - 2.0 - 1.6 - 1.2
Gate Voltage / V
Fig. 3.7. Gate sweep at 28V drain voltage bias condition at 0.9GHz.
Due to the limited number of harmonic terminations employed, the 
optimum (maximally flat [13]) harmonic current and voltage ratios 
required were less than those for the infinitely terminated design; 
approximately 0.18 and 0.29 respectively [3]. Tradeoffs between both of 
these ratios were necessary as the required voltage and current ratios 
did not occur at the same point in the gate voltage sweep. Therefore, at 
0.9GHz, the final gate bias of - 1 .85V was selected at the efficiency peak, 
as shown in Fig. 3.7.
3.4.2 The Final Optimised Design
Following the selection of the gate bias, the theoretical class-F1 load 
impedances from Table-3.1 were optimised. In a first step the 
fundamental load impedance at the lgen-plane was swept between 60Q 
and 700, in accordance to exercising approximately 1.2A (1.2 Amps) 
current swing at 28V drain bias. Once the optimum fundamental 
impedance was determined the phase of the second harmonic was swept 
by ±10° of the figure in Table-3.1 to compensate for any small errors in 
the approximated package model. The same sweeping principle was 
then applied to the third harmonic phase, with the resulting optimised 
impedance values at the lgen-plane are given in Table-3.2.
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F r e q u e n c y lg » n -  P l a n e P a c k a g e - P l a n e
U 0 . 1 4  Z O ° 0 . 2 7  Z  8 6 °
2 1 0 1 Z - 6 ° 1 Z 9 1 °
3 f 0 1 Z - 1 7 4 ° 1 Z - 1 4 2 °
Table-3.2. Optimum terminations for Vds=28V at 0.9GHz.
With optimised performance in place, it remained for the device 
operation to be verified as the intended class-F'1 mode. The following 
section describes this process making further use of the RF waveform 
measurement and analysis capability available.
3.5 Performance Analysis o f Achieved Device Operation
3.5.1 General Analysis of Emulated Performance
A power sweep was conducted with the optimised gate bias, 
fundamental load and 2nd and 3rd harmonic impedances in place. The 
results of this power sweep characterisation at 0.9GHz are shown in 
Fig. 3.8. The maximum efficiency achieved was 81.5%, at a total gain 
compression of approximately -4dB, with measured fundamental output 
power of 40.9dBm.
CD"O
ctoO
E
CD■O
3OQ-
Fig-
All waveforms measured were imported into Agilent’s ADS simulation
Efficiency
6 8 10 12 14 16
Pin /dBm
3.8. Power sweep at 28V drain voltage bias condition at 0.9GHz.
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environment [14] and were de-embedded to the current generator plane 
using the previously described device output parasitic model. Fig. 3.9 
shows the de-embedded output current and voltage waveforms obtained 
at a number of drive levels, including that delivering maximum efficiency 
of 81.5%. Fig. 3.10 shows the comparison between the package-plane 
and de-embedded lgen.-plane RF load-lines.
Time, nsec
Fig. 3.9. Left: Measured RF waveforms, including at peak 81.5% efficient 
operation, de-embedded to the lgen..-piane at Vds=28V and 0.9GHz.
1500 -
1000 -
5 0 0 -
-500
60 8020 400
V ds/V
l«<=621mA
| latfsl 49mA
u
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30-
V«=39.6V
20-
10-
o
V™<=13.2V
V
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I
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rp-i”T—i4r 
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Fig. 3.10. Left: Measured package-plane RF load-line (solid) and de-embedded RF 
load-line (dotted) at Vds=28V, 81.5% efficiency. Right: Spectra showing voltage 
and current harmonic components in the optimum efficient output waveforms.
Observing the harmonic components present in the output voltage and 
current waveforms from Figs. 3.9 and 3.10, the final ratios of second
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harmonic voltage-to-fundamental voltage, and third harmonic current-to- 
fundamental current are;
13.2V/  39.6V = 0.33 and 149mA /  621mA = 0.24, respectively.
Although slightly higher, these ratios correspond relatively closely to the 
desired values of 0.29 and 0.18 respectively; while a second cycle of this 
design loop would realistically be able to achieve further improved 
harmonic component ratios.
In conclusion the waveform measurements, captured in Figs. 3.9 and 
3.10, not only show that high-efficiency class-F'1 operation has been 
achieved at 0.9GHz, but also that the package model has been verified 
as accurate at least up to 2.7GHz through de-embedding of the 
waveforms to the lgen.-plane. It is important also to note that any 
requirement for repeated design cycles or iterations, as stated above, do 
not require the costly build and test of any PA hardware since the PA 
emulation can be ‘tuned’ repeatedly through the measurement system’s 
active load and bias control. In this case, however, just one cycle was 
necessary in obtaining the very high level of efficiency - approaching that 
of the theoretical maximum - recorded in this class-F'1 PA emulation.
3.5.2 Class-F Mode Comparison
With the same approach to that implemented for obtaining a class-F'1 
mode, a corresponding efficiency-optimised class-F mode PA design was 
investigated for the purpose of a comparison at the 0.9GHz centre- 
frequency. The theoretical and final optimum harmonic reflection 
coefficients for this design are listed in Table-3.3.
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F r e q u e n c y I d e a l  C l a s s - F  
r e f l e c t i o n  c o e f f i c i e n t  
a t  l g0n p l a n e
I d e a l  r e f l e c t i o n  
c o e f f i c i e n t  a t  p a c k a g e -  
p l a n e  f o r  f 0= 0 . 9 G H z
O p t i m u m  r e f l e c t i o n  
c o e f f i c i e n t  f o r  b e s t  
e f f i c i e n c y  ( l g0n - p l a n e )
2 f 0 1 Z  1 8 0 °  ( s h o r t ) 1 ^ - 1 6 0 ° 1 Z - 1 7 0 ° ( 1 7 4 ° )
3 f 0 1 Z 0 °  ( o p e n ) 1 Z 1 2 4 * 1  Z 1 1 6 ° ( - 9 ° )
Table-3.3. Class-F terminations at current generator & package planes for 28V
drain voltage at 0.9GHz.
Following optimisation of the gate bias voltage (set to -3.4V) in order to 
null the most significant odd-harmonic components in the output current 
waveform, and thus keep efficiency at a maximum, the fundamental load 
was tuned to 49Q (lgen.-plane). Results of this three-harmonic optimised 
design are shown in a power sweep in Fig. 3.11, while peak efficient de- 
embedded output waveforms are shown in Fig. 3.12.
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Efficienc'
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Fig. 3.11. Optimised class-F PA design power sweep at 0.9GHz.
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Fig. 3.12. Left: De-embedded output RF waveforms for optimum efficient 
class-F-mode PA design at 0.9GHz. Right: Spectra showing voltage and current 
harmonic components in the optimum efficient output waveforms.
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The results show a peak measured efficiency of 77.7% in this 
approximated class-F-mode, which has been confirmed through the time 
domain waveforms, as well as the spectral analysis of the de-embedded 
output current and voltage, as in Fig. 3.11, which indicate third-to- 
fundamental voltage, and second-to-fundamental current component 
ratios of 0.23 and 0.27 respectively. The results show a moderate 
reduction in peak measured efficiency to that of the optimised 
class-F'1-mode design of 81.5%.
Although only a relatively small difference, the 3-4% reduction in peak 
efficiency observed in this class-F mode emulation, compared to that of 
the optimised class-F'1 design, can be attributed to several device-related 
and also system-related factors.
With regard to the following references [3-4] the result shown in this 
work adheres to the observation seen elsewhere [3-4] that under the 
same limited bandwidth conditions and on-resistance device 
characteristic, class-F'1 modes will perform more efficiently than a 
corresponding class-F design. Another possible device-related 
explanation is the difference in relative ease in fabricating the short at 
third harmonic for class-F'1, rather than the open for class-F at the same 
harmonic as a result of the influential and relatively high CdS in GaN.
A significant measured difference between the class-F mode and class- 
F'1 operation with this device, and one other possible attributable cause 
to the reduced performance in class-F seen in this section, is the effect of 
the higher harmonic components present (fourth and fifth terms) that are 
outside the impedance control of the measurement system active load- 
pull. Fig. 3.13 illustrates the position of up to the fifth harmonic load de- 
embedded to the DUT Igen.-plane, and also presents a comparison of the 
harmonic currents as a ratio of the fundamental component. Importantly,
-64-
Peter Wright Chapter 3. Waveform-Engineering-Based High-Efficiencv PA Design
a key difference between the class-F'1 and class-F current spectra is the 
size of the fourth and fifth harmonic ratios. As seen in Fig. 3.13, the 
fourth harmonic ratio present in the class-F output current waveform is 
two-and-a-half times larger than that in the class-F'1 waveform, and a 
similarly greater fifth harmonic current ratio. Although, with regards to the 
fourth harmonic, the magnitude ratio is more approaching that required 
by theory, it is the incorrect phase of this component that in fact leads to 
the detriment in efficiency, and the ‘misshapen’ output current waveform, 
away from the required half-wave sinusoid, seen in Fig. 3.12.
Fig. 3.13. Left: Impedance plane indicating the class-F 3-harmonic loading, and 
uncontrolled 4th and 5th harmonic impedances. Right: (Top) Output current ratio 
spectrum for optimised class-F case and (lower) class-F1 case.
Since the fourth and fifth harmonic load impedances are outside of the 
active load control of the measurement system, without passively tuning, 
or extending the active load-pull loop to cover five harmonics, the 
performance within this class-F mode in this device is limited to that 
obtained here. Thus in this design example the class-F'1 mode of 
operation under three-harmonic load optimisation shows better efficient 
performance.
fourth
freq=3.600GHz
|( LProbe2. i/LProb«2.i[11)-0.082 / 35.476|
fflBT' ! I
freq=4.500GHz
(I Probe2.i/l Probo2.i[1])=0.051 / 22.893
c  1 -0 -r—
Class-F loading:
(Z4t0 and Zsio are the same 
for Inv. class-F case)
via active load-pull
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 
Frequency / GHz
fo u r th
freq=3 600GHz
(I Probe2.i/l Protx»2.i[1I)»0.034 / 63.31
■4.500GHz
.i/l_Protoe2.i(1 D-0.027 /  -22.735
Uncontrolled higher 
harmonic impedances
Impedances controlled 
0.0 0.5 l!o 1.5 2^ 0 2.5 3^ 0 3.5 4.0 4.5 
Frequency / GHz
- 6 5 -
Peter Wright Chapter 3. Waveform-Engineering-Based High-Efficiencv PA Design
The higher harmonic problems can also be further attributed to the 
varying harmonic content generated at the input of the device as a 
function of the gate voltage being applied - a result present and noticed 
with this specific GaN device technology. Fig. 3.14 shows two sets of 
input waveforms captured from the optimised class-F'1 and class-F 
modes at several drive levels.
Fig. 3.14. Left: Input voltage and current RF waveforms for optimum efficient 
class-F1-mode PA design at 0.9GHz. Right: Input voltage and current RF 
waveforms for optimum efficient class-F-mode PA design at 0.9GHz.
0 100 200 300 400 500 600 700
Phase / degs
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From Fig. 3.15 it is possible to observe subtly different levels of 
harmonic content present in the two largest input voltage waves from 
Fig. 3.14.
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Fig. 3.15. Left: Input voltage spectrum for optimum efficient class-F'1-mode PA 
design at 0.9GHz. Right: Input voltage spectrum for optimum efficient 
class-F-mode PA design at 0.9GHz.
As Fig. 3.15 shows, there is a much larger second harmonic 
component present in the input voltage wave in the class-F mode 
compared to that in the class-F‘1 mode. It could be argued that this 
would help facilitate generation of more of the favourable second-
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harmonic component in the class-F output current waveform. However, it 
is perhaps more likely that this has led to an overall incorrect proportion 
of second harmonic output current, and potentially additional unwanted 
harmonic terms within the output current wave - such as Fig. 3.13 
indicates, in the form of a non-zero fifth harmonic output current term. 
This would then lead to the miss-shaped and reduced-efficient output 
current and voltage waveforms observed in this mode (Fig. 3.12).
It becomes clear that the class-F'1 mode is more readily facilitated by 
this particular device on this particular measurement set-up. To over­
come the issues associated with obtaining a class-F above 80% drain 
efficiency on the same device and measurement set-up a modified 
measurement process could be implemented in the form of harmonic 
source-pull [15]. Since up until now the DUT input is set in an 
approximate 50Q broadband impedance environment, harmonic voltage 
components induced at the device input will be developed across the 
source in an uncontrollable fashion.
Although not carried out here, the additional implementation of source- 
pull [15] within this design methodology would not only enable a means 
of controlling the harmonic loads but so too the harmonic source 
impedances. In the case of the class-F PA design, source-pull would 
enable the ability to null any unwanted harmonic voltages present at the 
device input, by actively providing a short impedance at the second 
harmonic, thus further optimising the overall PA design emulation 
achieved as a result.
3.6 Scaling the High-Efficiency PA Design Methodology
3.6.1 High-Efficiency Design at 2 .1GHz
With the successful waveform optimisation for class-F'1 at 0.9GHz
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completed, performance scalability to higher frequencies was 
investigated. For this purpose the entire design procedure was repeated 
at 2.1GHz with the same GaN DUT. This time the initial gate voltage 
bias sweep delivered an optimum of Vgs= -2 .5V in generating the 
appropriate harmonic-to-fundamental component ratios.
However, after applying the predicted load impedances from Table-3.1 
at the fundamental frequency of 2.1GHz, the resulting power sweep 
showed a disappointing 69.3% drain efficiency was obtained with 
40.9dBm fundamental output power at 28V drain voltage. To gain a 
further efficiency-optimised performance, the phases of the harmonic 
loads were now swept across a wider range than the previous ±10°, with 
the aim of obtaining an optimum efficient mode of operation. Following 
this second optimisation of the harmonic impedances a high density 
sweep of the fundamental load was conducted resulting in an optimised 
Igen.-plane fundamental load with a more substantial reactive offset. The 
final optimised package-plane and de-embedded harmonic loads are 
listed in Table-3.4 for a drain voltage bias condition of 28V. Utilising 
these values, and with a 28V drain voltage, a power sweep was 
conducted, the results of which are displayed in Fig. 3.16 indicating a 
maximum drain efficiency of 82.3% having been achieved (Fig. 3.17).
F r e q u e n c y Igen-P l a n e P a c k a g e - P l a n e
to 0.14 Z  39° 0.52 Z 129°
2f0 1 Z -75° 1 Z 129° |
3f0 1 Z -170° 1Z-69°
W o
2f0\
Table-3.4. Optimum terminations for Vds=28V at 2.1GHz.
Although a question remains over the mode of operation that has been 
obtained here in this efficiency-optimised 2.1GHz PA design - reasons for 
this to be discussed in Section 3.6.3 - the procedure has indicated good
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scalability from 0.9GHz to 2.1GHz. Peak efficiencies above 80%, whilst 
operating above 10W fundamental output power, have been achieved in 
both optimised design emulations.
4 0 - -  80
Pout
<3 3 0 -
-fficiency
8  2 5 -
20  - Gain
-  301 5 -
12 14 16 18 20 22 24 26
Pin / dBm
Fig. 3.16. Power sweep at 28V drain voltage bias condition at 2.1GHz
3.6.2 Scaling Performance with Increased Drain Voltage
The high voltage breakdown nature of the wide band-gap GaN device 
technology proves ideal in securing the very high voltage swings required 
for high power class-F'1 operation [5]. This combined with the very low 
knee-voltage offset, also inherent with this GaN HEMT device 
technology, offers the possibility of reaching very high levels of drain 
efficiency whilst operating at these high power levels. This is, however, 
providing that the effect of any ‘knee-walkout’ behaviour, occurring as a 
result of increasing Vds, is kept to a minimum [6].
With the design procedure scaled to 2.1GHz, further investigation was 
initiated on its scalability towards higher drain bias voltages, with the aim 
of further increasing peak achievable device efficiency. For this purpose 
the drain bias voltage was increased above 28V, to 35V and 40V 
respectively. 40V was the maximum limit of drain bias voltage tested on 
this device so as not to develop peak RF voltages beyond the drain- 
source breakdown condition of this GaN device.
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The same GaN HEMT device (CGH40010F) was used, keeping output 
power and gain compression levels approximately constant for each of 
the DC drain voltage design cases. As the DC drain voltage was 
increased, an appropriate reduction in the output current swing was 
necessary, and done so through increasing the fundamental load. Thus, 
in combination with the second harmonic ‘open’, this resulted in shaping 
the characteristic class-F'1 half-wave sinusoid output voltage waveform 
required. During this drain voltage scaling investigation, the same gate 
bias of Vgs= -2 .5V  and second and third harmonic load impedances, 
according to Table-3.4, were maintained.
The obtained results at a 35V drain voltage bias condition saw the drain 
efficiency improve up to 82.8% whilst with a 40V bias condition 84.0% 
drain efficiency was measured.
3.6.3 Conclusions on Scalability of the Presented Methodology
Fig. 3.17(a) shows the de-embedded output current and voltage 
waveforms present at the approximated lgen-plane at maximum drain 
efficiency of 82.3% at Vds=28V. As is seen in Fig. 3.18(a)&(b) and 
3.19(a)&(b), with decreasing current swing the de-embedded current and 
voltage waveforms were beginning to extend beyond the defined DC-IV 
boundaries of the device. This was due to the inaccuracies in the 
package model becoming more apparent at the higher harmonic 
operating frequencies, as well as the increased effects from the weakly 
nonlinear output capacitance. Nevertheless, these de-embedded 
waveforms are still effectively indicating the performance of the device at 
the Igen.-plane. As can be seen from Fig. 3.17(a), the de-embedded 
voltage waveform maintains the half-rectified sinusoid indicative of 
class-F'1. However, squaring of the current waveform is also indicated in 
the de-embedded output current waveform, but to a lesser extent. The
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same measurements and analysis were made for the 35V and 40V drain 
voltage conditions showing almost ideal voltage waveforms, but 
continuously diverging current waveforms away from the ideal 
(Fig. 3AQ(a)&(b) and 3.19(a)&(b)).
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Fig. 3.17(3,). De-embedded output RF waveforms for optimum efficient case at
Vds = 28V (82.3%)
RF Vout / V
Fig. 3.17(b). Package-plane (red, solid) and de-embedded lgen.-plane (green, 
dotted) output RF dynamic load-lines for optimum efficient case at Vds = 28V.
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Fig. 3.18(a). De-embedded output RF waveforms for optimum efficient case at
Vds = 35V (82.8%).
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Fig. 3.18 (b / Package-plane (red, solid) and de-embedded lgen.-plane (green, 
dotted) output RF dynamic load-lines for optimum efficient case at Vds = 35V.
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Fig. 3 .19 (3 / De-embedded output RF waveforms for optimum efficient case at
Vds = 40V (84.0%).
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Fig. 3.19(b). Package-plane (red, solid) and de-embedded lgen.-plane (green, 
dotted) output RF dynamic load-lines for optimum efficient case at Vds = 40V.
This observation can be explained by errors within the de-embedding 
package and parasitic model which become more critical at higher
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frequencies. However, the accuracy of the de-embedded waveforms at 
0.9GHz does seem to suggest that the package and parasitic model is 
accurate for lower frequencies, and that a refinement of the model for 
2.1GHz may be necessary for a future replication of this work. It is also 
worth considering that the distortion in the output current is introduced by 
the slight nonlinearity of the device output capacitance, CdS, having an 
increasing effect towards higher freqencies and, more notably from 
Figs. 3.17(a)-3A9(a), higher drain voltages. This is supported by the 
observed increase in current distortion as Vds increases, which is also 
visible in the increased ‘looping’ of the RF dynamic load-line in each of 
Figs. 3.17(b), 3.18(b) and 3.19(b). Thus, the linear approximation of the 
parasitic network described in section 3.3.2 is potentially not sufficient as 
frequency and drain voltage are both increased.
It is also interesting to note that the maximum incurred voltages at the 
lgen.-plane did scale very well with increasing rail voltages. The maximum 
incurred output voltages (Vmax.) for the 28V, 35V and 40V drain bias 
conditions are 82V, 102V and 121V respectively, and very closely 
replicate the theoretical values for class-F'1 obtained from Eq. 3.3 below.
K n a x  7 1 ' D C  ~  ^knee  ) (3-3)
Fig. 3.20 shows a comparison between the measured and theoretical 
relationship between the maximum measured RF output voltage and the 
DC drain voltage bias condition. The measured relationship shows a 
good conformance to that calculated using Eq. 3.3. The difference 
between the theoretical and measured Vmax., (approximately 3V 
observable in Fig. 3.20 at each drain bias voltage) can be accounted for 
by the smaller fundamental-to-second-harmonic voltage ratio being 
implemented due to trade-offs in the gate bias voltage chosen, as well as 
the maximally-flat ratio being applied in the first instance.
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Conclusively, the utilised GaN technology did not indicate any onset of 
RF drain-source breakdown up to 121V. Furthermore, the very high 
efficiencies obtained in this study, particularly observed in the Class-F1 
cases (e.g. Fig. 3.9), are achieved at a high extent of measured gain 
“compression” (between 4 to 5dB reduced gain from that of the device 
small-signal gain). It is important to stress that since such a level of 
device “compression” is not observed as extensive clipping in the 
measured waveforms of Fig. 3.9, the cause of the reduced power gain 
from that seen at small signal can perhaps be attributed more to the 
tangential-shaped transfer characteristic of the real device. This would 
lead to distortion of the output waveforms - and thus device gain 
reduction - long before any waveform clipping is observed. Hence the 
efficiencies measured in this work are deemed a result of the 
implemented waveform engineering process and not merely the result of 
a highly-compressed/clipped device ‘mode’.
120
1 1 0 - Theory „ -  "  Measured
100 -
9 0 -
8 0 - I
30 32 34 36 3828 40
V d s / V
Fig. 3.20. Measured and theoretical peak output voltage at lgen.-plane.
In any case, even under such reduced gain levels, the device utilised 
continues to operate very efficiently and at gain levels of 14dB and 
above. Consequently, PAE is lower only by 0.5 to 3.5% compared to 
drain efficiency across all optimised efficiency conditions detailed in this 
chapter of work. The high gain of this GaN device lends itself very well to 
this high-efficiency application.
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3.7 Chapter Summary
The procedures described in this chapter, to obtain very high-efficiency 
performance from a GaN HEMT, show a systematic methodology in 
which maximum achievable practical efficiencies of a class-F'1 amplifier 
topology are obtained and analysed at 0.9GHz. At 2.1GHz the 
uncontrolled measurement system harmonic impedances conspire to 
prevent class-F'1 operation from being achieved, and instead another 
high-efficiency mode is obtained. This performance was shown and 
verified through the combination of high-power waveform measurements 
and device package de-embedding, whilst also analysing how increased 
DC drain bias voltage can lead to further improved record efficiencies, 
and the output voltage scaling as defined in the half rectification of the 
output voltage waveform.
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Chapter 4. Use of Optimised Waveform 
Measurement Data for PA Prototyping
4.1 Introduction
Equation-based device models are now widely used in PA designs 
which are subject or prone to nonlinear device operation [1-5]. With this 
brings the heavy reliance upon the accuracy of such models. The 
consistent flow of new generation device technologies leads to the on­
going requirement for corresponding nonlinear device models. The time 
required for a PA design developed in a CAD environment to be realised 
as a working PA prototype can often succumb to several iterations of the 
realised matching networks to account for the errors in newly-emerged 
device models.
The waveform-engineering-based efficiency-optimisation methodology 
detailed in Chapter 3, has already demonstrated a GaN HEMT device 
operating very close to maximum theoretical levels of efficiency, with the 
device non-idealities5 taken into account. Several attempts of 
performance-optimised PA designs have now been emulated thus far, 
using waveform-engineering practices [6-8]. However none as yet have 
been followed through and translated directly to a realised PA prototype 
using only the waveform measurement data obtained during the
5 Non-Idealities: The characteristics of real devices which lead to, for example, the divergence of the output 
DC characteristic away from the ‘ideal’.
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emulation stage as design parameters. Thus, this chapter aims to 
develop and follow through a methodology - with the objective of utilising 
the captured measurement data from the load-pull emulation of the high- 
efficiency modes described in Chapter 3 - and enable a direct and rapid 
approach in realising input and output matching networks for a working 
prototype PA.
CAD tools have been utilised in the design and realisation of the 
passive input and output PA networks, but importantly, and key to this 
section of work, without the use of a nonlinear device model for the GaN 
HEMT. Instead, a generic microstrip matching network architecture 
implemented in a previous class-F'1 amplifier design [5, 9], has been 
adapted in order to present the required fundamental, second and third 
harmonic load impedances specific to the PA designs emulated in 
Chapter 3 [8]. These matching network designs have been carried out 
with reference to the calibrated (and measured) package-plane waveform 
and impedance data. However, consideration of the waveforms that exist 
and impedances presented at the lgen.-plane was also crucial in verifying 
the PA mode of operation being implemented.
The microstrip layout and prototyping stages of these PA designs were 
initiated through utilisation of the emulated class-F'1 PA measurements 
detailed in Chapter 3, firstly at 0.9GHz and then also at 2.1GHz. 
Working at a fixed drain bias voltage of 28V, the optimum emulated 
performance in this design saw an output fundamental power of 12W and 
drain efficiency of 81.5% for the 0.9GHz PA design [8]. The result of the 
work detailed in this chapter has demonstrated two very high-efficiency 
working prototype PAs at centre frequencies of 0.9GHz and 2.1GHz 
respectively, importantly, with the PAs’ performances exhibiting very 
close agreement to the load-pull emulated designs.
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4.2 Use of Measurement Data and CAD for PA 
Prototyping
4.2.1 Collating the required harmonic impedance environment 
information
Since the design, performance-optimisation and nonlinear analysis has 
been all been carried out during the waveform-engineering stage 
(Chapter 3), the obvious next step in this novel PA development cycle 
was to collate all of the performance variables from the obtained dataset. 
From this measured device dataset, a translation from the load-pull 
emulated impedance environment to a realisable passive matching 
network could be initiated. The objective was to realise a PA that would 
replicate the exact same high performance mode that was initially 
emulated on the GaN HEMT device using active harmonic load-pull. 
CAD tools would be utilised in the network design and realisation 
process, although exclusively without the use of a nonlinear device model 
for the GaN HEMT.
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Fig. 4.1. Frequency-domain dataset for the optimised class-F1 design at 0.9GHz
fundamental frequency.
A frequency-domain dataset obtained at a specific optimum emulated 
device condition is shown in Fig. 4.1. This figure indicates the key device
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parameter values which have culminated in the highly efficient, class-F'1 
device operation achieved at a 0.9GHz fundamental frequency, as 
described in Chapter 3. All data corresponds to the calibrated 
measurement reference plane at the DUT package.
Table 4.1 summarises the key load reflection coefficients (fundamental, 
and second and third harmonics), pulled from the optimised parameters 
shown in Fig. 4.1. The target for the proposed passive matching network 
was to replicate these multi-harmonic loading criteria, and thus satisfy the 
corresponding lgen.-plane reflection coefficients defined by PA mode 
theory for class-F'1 operation [10]. The specific lgen.-plane impedance 
values for this example have also been obtained by de-embedding the 
device output parasitics from the optimised package-plane loads, 
providing a further means of verification of the mode obtained in this 
design case.
Harmonic Component Package-Plane p @0.9GHz Approx. Igen-Plane p
f o 0.27 Z  86° 0 .1 4 ^ 0 °
2 f 0 1 ^ 9 1 ° 1 Z - 6 °
3 f 0 1 ^ -1 3 9 ° 1 ^ -1 7 4 °
Table 4.1. Optimum term inations found through waveform-engineering [8].
Table 4.2 summarises some of the other key performance parameters 
measured from the class-F'1 emulation on the 10W GaN device.
Again, it is important to mention that the objective of the PA output 
network realisation was to replicate the fundamental and second and 
third harmonic load reflection coefficients measured at the optimum- 
efficient performance during the waveform-engineering process.
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Optimised Inverse Class-F Performance - Waveform Measurements
Frequency: 0.9GHz fundamental frequency with second and third harmonics optimised.
Drain Voltage: 28V set at the device drain tab (consistent for all drive conditions).
Gate Voltage: Gate bias set to approx. -1.8V ensuring ldSq (quiescent drain current) of 420mA (mid A/B bias point).
Power: Device P3dB output power of approximately 12W.
Gain: Maximum available stable small signal device gain measured as approx. 27dB. 22.9dB power gain measured at optimum efficiency.
Efficiency: Maximum drain efficiency of 81.5% measured at 12.5W output power.
Table 4.2. Performance summary; optimum 0.9GHz class-F'1 emulation [8].
Similarly, the input network design would focus on obtaining large gain 
at 0.9GHz (in order to translate the high drain efficiency to high PAE - 
power-added efficiency). This would involve matching to the optimum 
device input impedance (Zjn.0pt), which was also captured during the 
emulation stage, while also considering device stability across all 
frequencies. Bias networks would also be implemented to obtain a fully 
functional stand-alone PA with emphasis on a ‘right-first-time’ design.
4.2.2 Applying optimum impedance environment to device 
manufacturer’s model in CAD
An important stage of this design was to develop a means of comparing 
the performance obtained from the waveform-engineered DUT with not 
only theoretical predictions (as in Chapter 3) but also with the 
commercially-available, PA designer’s nonlinear device model from the 
manufacturer. The aim of this latter comparison was to set the device 
model in Agilent’s ADS CAD environment in the same quiescent bias 
state and terminated up to the fifth harmonic impedance conditions as set 
at the source and load on the emulated set-up at 0.9GHz. With these 
conditions set, a sweep of Pm (power-in) can be made.
It is important to note that the use of the nonlinear CAD model was in
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no way implemented in the design of the PA matching networks that 
follows in this chapter, but merely as a tool for comparison with the load- 
pull emulation design strategy. Fig. 4.2 highlights the ADS schematic 
that was set up to enable direct waveform and performance comparison 
of the NL (nonlinear) model with the originally emulated class-F'1 PA 
design results.
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Fig. 4.2. ADS schematic implemented for comparison of emulated class-F1 PA performance with NL device model;
The same quiescent bias condition and optimised 3-harmonic load impedances are set in this simulation, whilst the remaining load and source impedances are set to 
50Ohms as was the condition during the waveform measurement emulation.
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It was ensured that the same measured parameters from the class-F'1 
PA emulation at 0.9GHz (Table 4.2) were adhered to in the simulation. 
Load impedances were controlled in the simulation through the use of 
equation-based variables in ADS [11]. Simulated waveforms of the 
device operation at the optimum efficient load-pull-emulated conditions 
were captured and de-embedded in the same way in which the lgen.-plane 
waveforms were obtained in practice [12]. Fig. 4.3 shows these 
simulated lg0n.-plane waveforms with a comparison to those captured on 
the real device, whilst Fig. 4.4 shows a comparative power sweep of the 
emulated and simulated PA performance.
0.7
V
Emulated
Modelled
Time I ns
Fig. 4.3. Simulated lgen.-plane output current and voltage waveforms from NL 
device model (dotted traces) overlaid with the optimised emulated class-F1
waveforms (solid traces).
40 - Pout -  80
m■o
35 -
-  60,..... Efficiency
30 -
-  40
MAG
2 5 -
-  20
20-I
16 1810 12 146 8
—  m Emulated
Modelled
Pin / dBm
Fig. 4.4. Simulated power sweep of the NL device model under c lass-F1 
conditions (dotted traces) overlaid with the optimised emulated sweep (solid
traces).
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Making an overall comparison between the use of the NL device model 
in a CAD environment and the waveform-engineered PA emulation, there 
are some subtle differences in performance, those of which are also 
summarised in Table 4.3.
Inverse Class-F NL Device Performance -  Simulation Analysis
N onlinear Device Model 
Sim ulation Load-Pull PA Emulation
Quiescent Drain 
Current: Idsq = 420 mA Idsq — 420 mA
Gate Bias Voltage: Vgs= -1.824 V V g s = -1 .8 5 0  V
Maximum Input RF 
Power to Device: Pin.max — 17.93 dBm Pin. max — 17.99 dBm
Peak Drain 
Efficiency: detrain — 78.8 % Pdrain = 81.5 %
Peak Power Out: Pout.max = 40.05dBm (10.1 W) Pout.max =  4 0 .8 8  dBm (1 2 .2  W)
Peak Gain 
Compression: Compress.max. =  3.31 dB Compress.max. 3.75 dB
Peak DC Current: Idc.max — 460 mA Idc.max = 537 mA
Peak DC Power 
Dissipation: Pdiss.max = 12.8 W Pdiss.max ~ 15.0 H /
Peak RF Voltage: Vpeak m 78.1 V V p e a k  = 81.1 V
Peak RF Current: ipeak =  1 ■ 0 0  A ipeak =  1.10 A
Table 4.3. Performance summary and analysis of class-F1 PA simulation.
It becomes evident that the simulation performance results are 
consistently slightly less than that of the load-pull emulated PA design, 
most notably in terms of the obtained peak efficiency and output power. 
Upon first glance of the comparative table in Table 4.3 it could be argued 
that the nonlinear device model in the simulation was not driven 
sufficiently hard enough in terms of gain compression to make a fair 
comparison with the emulated results. However in this comparative 
simulation, even with further input drive power to onset 5dB gain 
compression Pout increases by only 0.1 dB above that of the figure stated 
in Table 4.3 and efficiency just above 80%.
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It can be concluded that although the device model simulation has 
yielded very high-efficient operation and approximate class-F'1-shaped 
output waveforms, the most notable differences are the reduced peak 
figures that are predicted by the model from simulation. Important also is 
the dynamic drain efficiency shown in Fig. 4.4 which shows the 
simulation results, at certain drive levels, to be up to 20% reduced in 
efficiency from that of the emulated power sweep performance. The use 
of waveform-engineering has in fact revealed an improvement in peak 
output power of more than 0.8dB and almost 3% higher peak drain 
efficiency over that of the simulation results and therefore holds the 
advantage over this nonlinear device model in terms of PA performance 
prediction.
4.2.3 Setting the goals for the required passive matching 
network
A previously implemented output microstrip network architecture for an 
class-F'1 amplifier (Fig. 4.5) [5, 9] was chosen for this design. The 
purpose was to apply the architecture in order to design the required 
fundamental, second and third harmonic load impedances (listed in Table 
4.1) that have been measured for the optimally efficient class-F'1 design 
during the waveform-engineering process. Designed appropriately, the 
matching architecture [5, 9] can provide precise open and short 
impedances at the second and third harmonic frequencies, which also 
tend approximately towards respective repetition at higher even and odd 
harmonic terms [5, 9]. Combined with de-embedding [12] involving 
modelling the package and output parasitics inherent to the 10W GaN 
device, the appropriate phases of the required package-plane harmonic 
load impedances can be designed using the precise approach detailed in 
[5, 9]. Although not a novel matching architecture in itself here, it is 
important to note that the key aspect of this work was to focus on the
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direct translation of measurement data into a working PA prototype, and 
this class-F1 matching architecture has been used to enable this 
translation.
DC bias faad
Line widths: 1.6mm (50-Ohms) 
Substrate thickness: 0.76mm
A-
A /2  at 2fr
A/4 at 2ft
Fundamental Matching
A/4 at 3fc
Fig. 4.5. The output microstrip network architecture implemented [5, 9].
While the fundamental and harmonic load impedances are dealt with by 
the matching architecture, the input matching is carried out using a less 
complex open stub match for best power gain and thus enhance PAE. 
The specific design processes of both the input and output matching 
structures is detailed further in the following section.
4.3 Right-First-Time Realisation of a Very High- 
Efficiency Complex PA
4.3.1 Implementation of CAD for Realisation -  Output Multi- 
Harmonic Matching
Agilent’s ADS CAD simulation environment has been utilised for the 
design of the high-efficiency class-F'1 PA input and output microstrip 
matching networks. By defining a microwave substrate in the design 
environment, the chosen laminate (Roger’s TMM3®, of thickness
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0.76mm) was modelled enabling an implementation of the output 
matching architecture shown in Fig. 4.5. This was achieved through a 
combination of microstrip lines, and quarter and half-wavelength stubs to 
provide the appropriate phase shifting and respective short and open 
terminations at the harmonic frequencies. At 0.9GHz, on this TMM3® 
substrate, a quarter-wavelength translates to approximately 25mm length 
of 500 impedance microstrip line (See Appendix A5).
The process for designing the output matching network directly from 
the measured data is shown in the following five main steps:
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1. The required current generator-plane loads (Table 4.1) are 
rotated by the DUT output parasitics to the measured package- 
plane loads (Fig. 4.6) -  These are the loads for which to design 
the external matching to.
Ig«n.*plane loads Package-plane loads
ZfO
refl_dembed[11-0.125/10.766 
impedance = 63.860 + j3 018
ZfO
ZJfO
Z2f0
refl_dembed[2]-0.993 / -5.957 
impedance = 65.933 - j956.447
Z3f0
ref l_dembed[3]=0.994 / -171.308 
impedance = 0.161 - j3.800
Z2fo
* *
/( Zfo\\
Z3fo
I
- - ------- -
Zfo
refill 1=0.269/ 86.101 
impedance -  44.780 + j25.910
Z2fo
refl[2]=0.999 / 90.819 
impedance = 0.050+ j49.290
Z3fo
refl[3]»0.999 / -138.747 
impedance -  0.030 - j18.820
Phase Rotation 
Caused by DUT 
Output Parasitics
2f0 Phase Rotation = +96.8® 
Caused by DUT output parasitics
3f0 Phase Rotation = +32.6® 
Caused by DUT output parasitics
Fig. 4.6. The effect of the output parasitics on the desired optimum lgen.-plane 
class-F 1 loading translation to the device package-plane.
2. Working back from the device package, we require a length of 
line that, when added to the parasitic-induced rotation of the 
second harmonic phase, will be a total o f VaA (wavelength). A 
V2A shorted stub (which also enables a route for DC bias 
introduction) and a VaA open stub both positioned at the end of 
the Va A line provide 2f0 with the required open circuit at the 
DUT lgen.-plane (Fig. 4.7).
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D C  bias teed
■gen -plane loads
Zfo
refl_dembed(1]=0.435 / -160.046 
impedance = 20.219 - j7.394
Z2fo
refl_dembed[2]=0.979 / -4.033 
impedance = 396.532 - j1.299E3
Z3fo
refl_dembed[3]=0.709 / -121.710 
impedance = 11.046 - J26.834
X/4 at 2f0
Fig. 4.7. Matching the second harmonic load (open) with a V2 A shorted stub and 
Va A open stub, with the effect of this on the third and fundamental loads shown.
X/4 at 2f0
/
Zfo
Z3fo
3. 3f0 loading: Two open stubs positioned approximately V2 A
minus 32.6Q from the DUT package-plane to provide an open at 
the lgenrplane for Z3f0 (Fig. 4.8).
■gen -plane loads
DC bias feed
a
*
Zfo> *
Zfo
refl_dembed[1 ]=0.194/ 111.433 
[impedance = 40.791 -t-j 15.320
?2fo refLdembed[2]=0.980 / -3 
J  ('impedance = 389.255 - j 1.
Z2fo
.988
322E3
Z3fo
refl_dembed[3]=0.936 / -172.955 
(impedance = 1.663 - j3.074___
X/4  at 3fn
X/2 at 3fn
X/4 at 3fn
Fig. 4.8. Third (short) and second harmonic loads now matched with the addition 
of two Va A open stubs. The effect of this on the fundamental load is also shown.
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4. The fundamental match is designed following the short and 
open matching o f the third and second harmonic loads. This is 
done using a 0.9GHz frequency open stub match (as in 
Fig. 4.9).
Igen." plane loads Zfo
refl.DC bias faad . .0.062 /1.820 
impedance -  56.630 + jO.225
Z2fo
refl_dembed[2]-0.980 / -3.984 
impedance = 388.255 - j1 324E3
Z3fo
refl_dembed(3]=0.939 / -173.731 
impedance = 1.575 -J2.735
500 
Output Port
DC Blocking 
Capacitor
Fund. Matching
Fig. 4.9. Fundamental loading now completes the three harmonic matching 
network to approximately the impedances required.
5. Optimisation routines were run (Fig. 4.10) to fine-tune the 
fundamental and harmonic load reflection coefficients 
presented by the network to those found as optimum from the 
PA design emulation, as stated in Table 4.1. This was carried 
out by allowing a minimal variation (±5mm) in the physical 
lengths o f the microstrip lines and stubs. The final optimised 
m icrostrip network was then simulated using Momentum’s 
layout sim ulator to ensure a complete RF characterisation was 
obtained (Fig. 4.11).
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Fig. 4.10. ADS schematics for the final optimisation of the microstrip layout.
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Fig. 4.11. Momentum simulation of the final output microstrip network.
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Fig. 4.12. Finalised output microstrip network design for 0.9GHz class-F1 PA 
design (excluding biasing structure).
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Fig. 4.13. S-parameter simulation results displaying the impedances presented 
by the output network to the device package-plane, as specified.
Figs. 4.11 and 4.12 show the final layout of the output network that was 
designed using a microstrip layout in TMM3® microwave laminate. The 
network S-parameters shown in Fig. 4.13 are those looking in towards 
the network from where the device output tab would be positioned. The 
result shows the network S-parameters very closely matching the target 
package-plane loads for optimum emulated device performance. 
However as a result of using a non-ideal, lossy substrate and conductor 
materials (although low-loss) there is now approximately a 0.5Q and 2Q 
real part to the second and third harmonic loads, respectively, which will 
inherently lead to degraded device performance within the realised PA. 
This is a key consideration to take into account when drawing 
comparisons between the emulated PA design and realised PA 
prototype, which is detailed in Section 4.4.
4 .3 .2  Im p le m e n ta t io n  o f  C A D  fo r  R e a lis a t io n  -  In p u t  M a tc h in g
In the same way that the output matching network for this PA design 
was developed from the measured PA data, the input matching was 
completed with a similar approach. However in this case the specific 
requirements of the matching network were different, inasmuch as the
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main requirement of this network was to develop the most power gain for 
the realised PA, with the added impetus of flattening the dynamic gain in 
order to reduce gain compression at peak efficiency. Inherently device 
and PA stability requirements play a strong role in the physical structure 
of the realised input matching network, most notably through minimising 
out-of-band device gain.
Fig. 4.14 shows a dynamic representation of the measured device input 
reflection coefficient (Zjn.opt) obtained from the optimised class-F'1 PA 
emulation at 0.9GHz. From this alone it is possible to observe the 
potential for designing an input match to suit an input reflection coefficient 
towards the top end of the power sweep, and thus counter as much as 
possible, the gain compression by intentionally providing a mismatched 
input reflection coefficient for lower drive levels.
Fig. 4.14. Mapping device Z in .o p t  (package-plane) with drive for the class-F1 PA
emulation.
The measured DUT dynamic input reflection coefficient revealed a 
moderately fixed position at lower drive levels, but relatively more 
substantial variation as drive power increased towards compressed 
device operation (Fig. 4.14). Depending on the design value chosen for
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the input reflection coefficient, a corresponding characteristic gain profile 
is produced; i.e. matching to the device input reflection coefficient at low 
drive power will result in optimum-high gain at low drive levels, but 
increased gain compression towards high drive. The highest efficiency 
condition occurs at higher drive and where the impedance mis-match 
contributes more to the level of gain compression observed. Matching to 
the device input reflection coefficient at highest drive power will result in a 
gain profile of lesser small signal gain but reduced gain compression 
(possibly even expansion) towards higher drive levels as the input match 
improved. The latter gain profile could be considered ‘flatter’ and, with 
respect to pre-distortion applications, a more desirable feature for 
linearising a PA [13]. Fig. 4.15 illustrates these two examples of gain 
profile.
Shows 5.7dB aain^ 40
pbt_vs(Gam, P_in)-23.8
15 16 17 18 19
Power in /  dBm
Shows 2.2dB gain 
compressi
GainLow 
pbt_vs(Gain. Pjn)-20.9
Gain, PJn)=18.7104—
12 13
Power in / dBm
Fig. 4.15. (left) Simulated gain profile when matching to Z jn .0 p t  at low drive, 
compared with (right) gain profile observed when matching to Z in .o p ,  at maximum
drive.
Although Fig. 4.15 (left) shows improved efficiency across the dynamic 
range compared to that in Fig. 4.15 (right), it was decided that matching 
to the device Zin.opt measured at highest drive and efficiency would be 
most beneficial in this design case, thus obtaining maximum possible 
gain, and hence maximise PAE, of which this was a specific design goal. 
In doing this the process of PA linearisation may also be more easily 
applied as a result of the characteristic flatter dynamic gain profile [13]. 
This input match would be implemented via an open stub tuner, just as 
for matching the fundamental Zout.opt-
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With stabilisation also of key importance, simulating the proposed input 
and output networks with measured small-signal device S-parameters 
found that the device would be potentially unstable. This is indicated in 
Fig. 4.16 by the presence of regions of instability within the unity Smith 
chart in close proximity to the load matching network S-parameters.
Presented load at 1.8GHz
500MHz-2.5GHz s im ulation results \ \ c j |
0.9GHz
c irc le /Term 
Source 
Z=50 Ohm
Term
Load
Z=50 Ohm
i J, Presented loacfpt \ 
*0 .9 G H z  in close*. 
proximity to 0.9GHz
instability.
No input stability measures in 
place.
Fig. 4.16. Device load stability circles calculated from measured S-parameters of 
DUT, with load matching network S-parameters overlaid, highlighting potential for
device instability and oscillation.
It becomes clear that the limitations imposed (including those regarding 
device stability) when realising the input and output networks meant that 
compromise in the small signal gain had to be made. Since the active 
load-pull measurement system provided an impedance environment of 
approximately 50Ohms at all frequencies with exception of those being 
load-pulled (i.e. 0.9, 1.8 and 2.7GHz), this design emulation could be 
completed without the need for prior device stabilisation. This is 
indicated in Fig. 4.16 where the optimum fundamental and second 
harmonic loads for this Class-F'1 design are located outside of the 
corresponding circles of instability. The same cannot be said however for 
several of the other impedances, at frequencies between the operating 
fundamental and second-harmonic, presented to the device by the
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realised microstrip output network. For the prototype PA there is now the 
need for a series RF input resistance to move the load stability circles 
back outside of the Smith Chart in order to facilitate unconditional stability 
at all frequencies. This is demonstrated in Fig. 4.17.
500MHz-2.5GHz sim ulation results
R2 *—
R=6 Ohm
S2P
DUT
Term 
Source 
Z=50 Ohm
Term
Load
Z=50 Ohm
C4
C-5.2 pF
Series R//C implemented for 
stabilising the DUT.
Fig. 4.17. Device load stability circles calculated from measured S-parameters of 
the stabilised DUT, with load matching network S-parameters overlaid, 
highlighting the removal of any potential for device instability.
The parallel combination of 60  resistance with 5.2pF capacitance was 
obtained through an optimiser S-parameter simulation of the network in 
Fig. 4.17, which gave the best compromise between low frequency 
stability whilst keeping the reduction in gain at the frequency of operation 
to a minimum. In fully stabilising the device this reduced slightly the 
maximum gain that could be achieved, however the process of 
intentionally mis-matching the device Zin.opt could still be applied.
The exact same matching network design method was repeated for the 
2.1GHz class-F'1 PA design that had been load-pull emulated 
(Chapter 3). An input matching network for this second design example 
was also realised and designed once again for maximum device gain 
using the optimum input reflection coefficients obtained and measured at
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the highest recorded drain-efficiency during the PA power sweep 
characterisation. Stability was ensured through simulation of previously 
measured bias-dependent device S-parameters. Both final realised PA 
prototypes are shown in Figs. 4.18 and 4.19 respectively. Appendix A6 
provides schematic details of the final circuit layouts for both of the 
realised PAs in this Chapter.
Insertion Loss
CO-O
- I  - 4 0 -  
ca Insert ionLoss 
freq=900.MHz 
dB(S(2,1))=-0.
-80-
0.6 0.8 1.0 12  1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8
Frequency / GHz
Fig. 4.18. Final c lass-F1 prototype PA for 0.9GHz operation with measured output
network insertion loss (right).
f a  I  I n v e r s e  C l a s s - F  P A
2 . 1 G H z  F u n d a m e n t a l  I n v e n InsertionLoss
Fig. 4.19. Final high-efficiency prototype PA operating at 2.1GHz with measured 
output network insertion loss (right).
20
-40-
Insertion Loss 
freq=2.10GHz 
dB(S(2,1 ))=-0.4C
| I I I I | I I I I | I I I I [ I I I I | I I I !
2 3 4 5 6 7
Frequency / GHz
As a result of the higher frequency of operation, the 2.1GHz realised 
prototype PA (Fig. 4.19) provided a more challenging design 
consideration particularly in terms of the higher losses associated with 
the laminate compared to the 0.9GHz design. This would inherently lead 
to a reduction in the overall realisable efficiency of the PA as a whole. 
However for comparison purposes these losses could be taken into
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account in both cases to directly compare with the initial PA load-pull 
emulations. It should also be noted that both of the 10W very high- 
efficiency power amplifiers realised here have been done so in relatively 
compact designs, giving rise to the added applicability in uses such as for 
unmanned aerial vehicles (UAVs).
4.4 Prototype PA Performance Characterisation and 
Analysis - 0.9GHz and 2 .1GHz Designs
4.4.1 Initial results of PA performance
With the input and output networks realised, along with biasing 
networks, the PA performance was characterised under 0.9GHz 
frequency CW stimulus. In coming full circle with this design 
methodology, comparisons are made in section 4.4.2 between these 
results and the initial waveform-engineered measurements from which 
the PA was realised from.
Fig. 4.20 shows results from the CW power sweep characterisation, 
conducted at the fundamental frequency of 0.9GHz.
40 - -  80Pout
- 6 0  m
Efficiency
3OQ- -  20
h 00 -
0 10 20 30-20 -10
Pin / dBm
Fig. 4.20. Power sweep characterisation of realised 0.9GHz class-F1 PA 
indicating Pout, gain and drain efficiency vs. Pin.
Fig. 4.20 demonstrates the very high peak drain efficiency achieved in
-100-
Peter Wright Chapter 4. Use of Optimised Waveform Measurement Data for PA Prototyping
the realised 0.9GHz PA prototype, measured at 81.8%. This is obtained 
with the PA in a high state of compression, as it was during the design 
emulation. However the intended gain expansion at lower drive levels, 
although only in the region of 1.5dB, is present in the results of Fig. 4.20 
showing a degree of success in the input match design objective of 
flattening the gain profile, as described in section 4.3.2.
4.4.2 Comparison between emulated design and realised PA
The peak performance figures obtained from the realised PA 
(summarised in Table 4.4) correspond very closely to those measured 
during the initial waveform-engineered PA emulation, detailed previously 
in Table 4.2.
Optimised Inverse Class-F Performance -  Waveform Measurements
F r e q u e n c y : 0.9GHz fundamental frequency with second and third harmonic matching.
D r a i n  V o l t a g e : 28V DC rail voltage (consistent for all drive conditions).
G a t e  V o l t a g e :
Gate bias set to approx. -1.8V ensuring Idsq (quiescent drain current) of 
420mA (mid A/B bias point).
P o w e r : Device P3dB output power of approximately 11.2W.
G a i n : Maximum matched PA gain of 21.2dB.
E f f i c i e n c y : Maximum drain efficiency of 81.8% measured at 11.5W output power.
Table 4.4. Performance summary; 0.9GHz class-F'1 realised prototype PA.
The results in Table 4.4 obviously include the detrimental effects 
(i.e. losses) of the passive matching networks. Thus, by accounting for 
the measured 0.3dB loss of the output network (see Fig. 4.18) a closer 
and more realistic comparison between device performance in both 
cases can be made. Following this removal of the losses associated with 
the microstrip matching network the performance figures of the PA were 
adjusted, revealing further close agreement in device operation. This is 
summarised in Table 4.5, all of which giving further indication that the 
mode of operation emulated initially has now been replicated within this 
realised PA prototype.
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One further comparative measure is shown in Fig. 4.21 in the form of a 
dynamic power sweep of the load-pull emulation and realised PA, minus 
output matching losses. Here, a much closer replication of the dynamic 
performance is obtained by the PA in relation to the comparison made 
between the NL device model PA simulation and the emulated results 
(Fig. 4.4), particularly in terms of the dynamic efficiency. This all provides 
strong evidence that the class-F'1 mode developed through the load-pull 
emulation procedure detailed in Chapter 3 has been accurately and 
precisely replicated in this prototype PA at 0.9GHz.
Performance Measures
Device Measurements 
(0.9GHz Fundamental)
Realised PA 
(0.9GHz Fundamental)
P1dB Output Power 3 8 . 6  d B m 3 8 . 1  d B m  
( 3 8 . 4 d B m  a t  t h e  d e v . )
P3dB Output Power 4 0 . 6  d B m 4 0 . 4  d B m  
( 4 0 . 7 d B m  a t  t h e  d e v . )
Max. Avail. Gain at P1dB 2 5 . 6  d B 2 4 . 2  d B  
( 2 4 . 5 d B  a t  t h e  d e v . )
Drain Efficiency at P3dB 7 9 . 8 % 7 6 . 7 %  
( 8 2 . 2 %  a t  t h e  d e v . )
Table 4.5. Comparison between emulated c lass-F1 and realised PA (0.9GHz).
40 -
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Fig. 4.21. Dynamic power sweep comparison between the emulated class-F1 
and realised PA minus the output matching losses (0.9GHz).
Similarly the 2.1GHz PA realisation yielded closely agreeing 
performance figures to those recorded during the design emulation stage. 
Table 4.6 and the dynamic power sweep comparison in Fig. 4.22 present
- 1 0 2 -
Peter Wright Chapter 4. Use of Optimised Waveform Measurement Data for PA Prototyping
these results, which also includes performance that exists at the device 
package - found as a result of removing the 0.4dB loss associated with 
the output matching in this case (see Fig. 4.19).
Performance Measures
Device Measurements 
(2.1 GHz Fundamental)
Realised PA 
(2.1 GHz Fundamental)
P3dB Output Power 4 0 . 0  d B m 3 9 . 4  d B m  
( 3 9 . 8 d B m  a t  t h e  d e v . )
Max. Avail. Gain at P1dB 1 6 . 9  d B 1 5 . 7  d B  
( 1 6 . 1 d B  a t  t h e  d e v . )
Drain Efficiency at P3dB 7 3 . 0 % 7 1 . 0 %  
( 7 7 . 8 %  a t  t h e  d e v . )
Table 4.6. Comparison between emulated c lass-F1 and realised PA (2.1GHz).
4 0 -
-  80
Pout
® 3 0 -
Ia.
2 0 - Eff. • PA
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Fig. 4.22. Dynamic power sweep comparison between the emulated class-F1 
and realised PA minus the output matching losses (2.1GHz).
It is interesting to note that peak drain efficiency at the device package- 
plane of the 0.9GHz prototype PA (found by removing the known loss of 
the output matching network) is be calculated to be towards 87%, a 
significant improvement on that obtained during waveform-engineering 
the second and third harmonic terminations. This observation can be 
explained in Fig. 4.23, which shows, once again, the final optimised 
output matching network implemented for the 0.9GHz class-F'1 PA 
prototype. This time however, analysing it at higher frequencies than 
those considered during the design stage (i.e. beyond the 3rd harmonic
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term), reveals - and also confirms - the advantage in this matching 
architecture for narrowband, high-efficiency PA designs.
Igen." plane loads
3 500
Output Port
DC Blocking 
Capacitor
The fourth and fifth harmonic reflection coefficients at 
the device lgen.-plane, presented by the realised PA 
matching network, have larger magnitudes than those 
presented during the LP (load-pull) emulation by the 
SO-Ohm svstem.
Fig. 4.23. Analysing the higher harmonic impedances presented by the 0.9GHz 
matching network compared with that by the active load-pull PA emulation set-up.
Due to the nature of the output matching network architecture [5, 9], it 
can be concluded that the higher harmonic impedances being presented 
by the network are more favourable for achieving higher-harmonic 
approximations of class-F'1 operation. This is in comparison to that 
obtained during the load-pull emulation, where the uncontrolled package- 
plane fourth and fifth harmonic impedances are 500, by definition of the 
measurement system architecture [14]. Without load-pull acting at these 
higher harmonic terms during the design emulation, it is thus impossible 
to obtain the perfect Class-F'1 target waveforms and so a detriment in 
peak achievable device efficiency is observed when compared to the 
prototyped PA.
This observation is backed up by the device NL model simulation which 
up until now, in this design case, has already shown comparable trends 
with those seen from the device measurements themselves. Thus, it has
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been used here to reinforce this observation seen in practice, with results 
of the simulation shown in Fig. 4.24.
100 r 100
PeakEffici' mcy PeakEffici mq
81.3% 80.4%
60-6 0
-4 0
-2< 20
20
Pin /  dBm Pin / dBm
Fig. 4.24. NL device model simulation results analysing the higher harmonic 
impedances presented by the 0.9GHz matching network compared with that by 
the active load-pull 0.9GHz class-F PA emulation set-up.
Observing the trend shown by the device model simulation results in 
Fig. 4.24 tends to suggest the similar observation found in practice. This 
backs up the claim that the higher harmonic impedances are more 
favourably terminated and hence leading to the observed increase in 
package-plane device efficiency within the realised PA.
4.4.3 Initial realisation conclusions
It has been seen already that successful replication of the class-F1 
mode PAs emulated and described in Chapter 3 have been achieved 
through the realisation of two stand-alone PA prototypes at two 
independent operating frequencies. This direct implementation of the 
captured waveform measurement data for PA matching network design 
and realisation has been followed through and verified for the first time 
for a high-efficiency, multi-harmonic PA load-pull emulation. Strong 
potential has been shown from this direct fabrication, waveform- 
engineered design approach as an accurate and reliable PA design 
methodology.
It is recognised, however, that for implementation within a real-world
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communications system, the high-efficiency-mode PAs designed and 
realised using the methodologies described in this chapter and in 
Chapter 3, require further analysis and characterisation outside of that 
already completed. Therefore the remaining sections of this chapter 
focus on the bandwidth characterisation of the realised PAs, as well as 
two-tone linearity analysis - two highly critical measurement parameters 
for any PA intended for industry use. Thus, the validity and potential 
applicability for these types of very high-efficiency PAs, and the design 
methodologies behind their fabrication, will be discussed further.
4.4.4 Efficiency-bandwidth of PA performance
Although commonly regarded (and for good reason [10, 15]) as an 
inherently ‘narrowband’ architecture, the class-F'1 PAs realised in this 
study have been characterised beyond their respective intended and 
designed-for centre-frequencies (CF). This analysis enabled a measure 
of ‘efficiency-bandwidth6, for each of the designs. Figs. 4.25 and 4.26 
show this performance characterisation result for the 0.9GHz and 2.1GHz 
realised PAs respectively, both set and fixed at the same bias conditions 
as for the intended CF of operation. Peak drain efficiency has been 
recorded in each measurement case.
The efficiency-bandwidth appears to become bandwidth-limited by the 
resulting frequency-dependent phase-rotation of the S-parameters 
presented by the output (and also input) matching network, compared 
with the phase rotation of the required harmonic impedances for class-F'1 
at the device package-plane. Fig. 4.27 shows the extent to which the 
harmonic impedances presented by the output matching network shift 
with frequency, in comparison with the variation of the device package- 
plane impedances required for class-F'1.
6 'Efficiency-bandwidth' is used in the context here as a combined description of the level of efficiency that the 
PA operates, and how the efficiency level is maintained across a given frequency bandwidth.
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Fig. 4.25. Efficiency-bandwidth performance of 0.9GHz PA prototype.
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Fig. 4.26. Efficiency-bandwidth performance of 2.1GHz PA prototype.
secondsecond
fundamental
Fig. 4.27. Impedance traces for required class-F1 at device package-plane (left) 
compared to those calculated from the output matching network S-parameters
(right) with frequency.
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Despite this clear limitation in the bandwidth imposed by the 
narrowband, multi-harmonic matching, a not-insignificant bandwidth of 
high-efficiency performance is displayed by both of the realised PAs. 
The 0.9GHz PA still possesses approximately 100MHz (*10% relative) 
bandwidth of 75% drain efficiency and above, while the 2.1GHz PA 
showed over 120MHz («6% relative) bandwidth where drain efficiency of 
more than 75% was exhibited.
As in the design emulation from Chapter 3, it is important to note that 
all of the very high peak efficiencies presented in this chapter are 
observed with significant reductions in corresponding device power gain 
(between 4 to 5dB less) compared to that measured at low drive. As was 
similarly stressed in Chapter 3 the processes facilitating this drop in gain 
is not thought to be physical device compression as a result of extreme 
waveform clipping, but partly a result of the tangential function of the 
‘real’ device transfer characteristic, leading to an early onset of output 
waveform distortion. Indeed, since similar measured reductions in device 
gain have been observed in the prototype PAs dynamic characteristics as 
in the PA load-pull emulation, the output waveforms can be assumed 
comparable to those captured and shown in Chapter 3; indicating limited 
amounts of waveform clipping.
Even under such levels of reduced gain, this device continues to 
operate very efficiently and, in this study, at PA power-gain levels of 
approximately 13dB and above. Consequently, the PAE for the 0.9GHz 
and 2.1GHz PAs is lower only by 0.4% and 4.2% respectively compared 
to drain efficiencies shown in Table 4.7. The high gain of the GaN HEMT 
technology used in this study lends itself very well to this high-efficiency 
PA application.
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Performance Measures Realised PA(0.9GHz Fundamental)
Realised PA
(2.1GHz Fundamental)
P e a k  P A  D r a i n  E f f . 8 1 . 8 % 8 2 . 3 %
P o w e r - g a i n  a t  p e a k  
d r a i n  e f f .
2 3 . 0 d B 1 2 . 9  d B
P e a k  a c h i e v a b l e  P A E 8 1 . 4 % 7 7 . 6 %
Table 4.7. PAEmax. of realised input-matched PAs compared with drain
efficiencies.
However it is important also to note that, in terms of linearity, this high 
level of device output distortion will be detrimental. Thus characterisation 
of this PA performance parameter was necessary in making a full 
judgement of this design methodology. This analysis follows in 
section 4.5.
4.5 Linearity characterisation and applicability to 
wireless communications systems
4.5.1 Two-tone linearity performance of realised very high- 
efficiency inverse class-F PA
Output frequency spectra are displayed in the following plots for the 
0.9GHz amplifier under excitation by two frequency tones (900MHz and 
910MHz) of the same power. The input stimulus was varied such that 
the amplifier was in P1dB state, P3dB state and its maximum efficiency 
state respectively. The spectra plots in Figs. 4.28 to 4.30 show the 
fundamental power out at one of the stimuli frequencies, as well as 
indicating dBc (power, with respect to the carrier power) levels of the 
measured worst-case IM (inter-modulation) products that were generated 
by the PA.
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Fig. 4.28. IM products measured at PA output whilst under two-tone stimulus 
developing P1dB gain compression.
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Fig. 4.29. IM products measured at PA output whilst under two-tone stimulus 
developing P3dB gain compression.
E
CD
T3
I0.
35 - 
25 - 
15 - 
5 - 
-5 - 
-15 
-25 H 
-35
♦ Fund., 35.12dBc
IM3, -12.18dBc
Maximum Efficiency
Measurement Noise F
* IM5, -28.47dBc
t  IM7, -34.72dBc
IM9, -43.32dBc
IM11, -50.32dBcjpor_
IM13, -50.32dBc
910 920 930 940 950 960 970 Freq / MHz
Fig. 4.30. IM products measured at PA output whilst under two-tone stimulus 
developing maximum efficiency (approx. 4.5dB gain compression).
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As expected, the raw linearity of this mode of PA is poor, with 
measured IM3 (the 3rd order inter-modulation product) ranging from 
approximately 20 to 10dB down from the carrier output power between 
the 1dB peak gain compression and the maximum efficiency drive levels. 
This highly nonlinear characteristic of this high-efficiency mode of PA 
somewhat limits its application within modern wireless communications 
systems. However works such those in [16], describing attempts at 
digitally pre-distorting this PA, have shown promising levels of linearity 
enhancement.
4.5.2 Usefulness of design in a modern wireless 
communications system
The entire design procedure described here in Chapters 3 and 4 has 
seen the realisation of PA prototypes from the direct utilisation of 
waveform data captured from an original waveform-engineered high- 
efficiency class-F'1 PA emulation. Until now the design methodology 
developed and detailed has been focused around optimising power 
amplifier performance with as high as possible drain-efficiency. As a 
result this prototype PAs realised are restricted in their usefulness within 
a real-world wireless communication system, namely in terms of linearity 
as demonstrated in section 4.5.1.
As far as commercial PA usefulness is concerned both linearity and 
also the importance of having a ‘significant’ bandwidth of operation are 
other crucial parameters on top of the efficiency-enhancement aimed-for 
here. On its own the results achieved thus far are still significant, 
particularly in the novel application of large-signal measurement systems 
for PA design. However to further this research more, a PA design 
methodology for the efficiency-enhancement of device operation, in 
combination with extending working operation of the PA across a broader
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bandwidth and also whilst keeping linearity levels within ‘reasonable’ 
bounds, is to be investigated, with the aim of developing an optimised 
trade-off between each of the parameters described. Thus in Chapter 5 
a more greatly applicable PA for the modern wireless communication 
system aims to be designed and prototyped through waveform 
measurements and engineering alone, using techniques such as those 
having been demonstrated in the previous two chapters.
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4.6 Chapter Summary
The first attempts at realising very high-efficiency, high-power amplifier 
designs directly from load-pull waveform emulation data have been 
demonstrated in this chapter. The very high-efficiency PA designs, 
developed from a novel design methodology described in Chapter 3, 
using a 10W GaN HEMT, have been prototyped following the direct 
translation of waveform measurement data carried out at 0.9GHz, and 
also 2.1GHz. The device performance, verified through the combination 
of high-power waveform measurements [14] and device package de­
embedding [12], has been replicated after realisation of PA prototypes 
based around the commercially available 10W GaN HEMT with the use 
of a CAD environment and the direct import and utilisation of waveform 
measurement data, without the use of a NL device model, besides 
comparison. A microstrip output network, replicating (as closely as 
possible) the optimum three-harmonic package-plane impedances, has 
been realised along with a specifically designed input matching structure 
to engineer the shape of the final PA gain profile. Performance 
characterisation of the final class-F'1 prototype PAs has indicated strong 
replication of that obtained from the respective original PA load-pull 
emulation, suggesting that measurement data from a waveform- 
engineering-based design process can be implemented successfully for 
the prototyping of high-efficiency power amplifiers.
Two emulated high-efficiency amplifier designs have been realised as 
high-efficiency prototypes through direct utilisation of the measurement 
data captured using a high-power waveform measurement and 
characterisation system. Performance comparisons have been made at 
the two frequencies of operation investigated in this study (0.9GHz and 
2.1GHz) and characterisation including PA efficiency across bandwidth 
has shown up to 10% relative bandwidth of very high-efficiency (75%+) 
operation.
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Chapter 5. Extending High-Efficiency, 
Waveform-Engineered PA Design 
Towards Broadband Applications
5.1 Introduction
PA design for wireless communication has, until recently, been focused 
on specified RF bandwidths of 5% or lower, due mainly to the very tight 
spectrum allocations. Future systems, including WiMax, 4G and beyond, 
will likely require larger bandwidths, not just due to wider spectral 
allocations, but the base bandwidth of the signals themselves which may 
well extend up to, and ultimately exceed, 100MHz. To date, other RFPA 
applications, such as radar and ECM (electronic counter measures) have 
not profited from advances in power and efficiency due to their much 
wider RF bandwidth requirements. Reported results on very high- 
efficiency PAs, typically operating above 75% efficiency, tend to rely 
heavily upon precise multi-harmonic impedance terminations at the DUT 
as well as very high levels of device gain-compression. Both of these 
factors lead to narrowband frequency performance limitations (less than 
10%) and non-linear operation respectively. A newly presented, and 
much discussed, mode of operation - class-J [1] - has shown the 
theoretical potential of obtaining linear RFPAs that have the same 
efficiency and linearity as conventional Class-AB designs but do not 
require a band-limiting transmission-line harmonic short.
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The class-J mode uses second harmonic voltage enhancement, as 
described by previous workers [1 -5]. This technique poses an immediate 
problem inasmuch as the device absorbs, rather than generates, second 
harmonic power. Techniques such as current waveform clipping [2], or 
wave-shaping the input signal [3] have been proposed in an attempt to 
null the second harmonic component. The class-J approach utilises a 
phase shift between the output current and voltage waveforms to render 
the second harmonic termination into the purely reactive regime. This 
enables significant possibilities into the realisable bandwidth-efficiency 
performance of the class-J mode of PA using GaN HEMT power 
transistors.
This chapter describes the design and realisation of PA matching 
networks yielding a broadband amplifier operating at high-efficiency, 
implementing many of the waveform-engineering design techniques 
investigated and employed in Chapters 3 and 4, but now with the 
objective of designing and fabricating an optimised broadband class-J- 
mode PA. In addition, application of a new theory [5], from which a 
furthering of the novel broadband class-J design methodology has been 
made, is investigated and PA designs realised with high relative 
bandwidth-efficiency. This novel design methodology makes 
comprehensive use of active load-pull, or waveform-engineering 
techniques, and uses a novel design methodology to achieve 
predistortable linearity [6-7]. To knowledge, such a design has not before 
been attempted on an a priori basis.
The high power measurement and characterisation capability in [8] has 
been utilised in the development of this broadband PA design 
methodology, demonstrating a new practical approach to handling the 
second harmonic loading problem in broadband PA designs. Work such 
as in [9], which addresses multi-octave high-efficiency PA designs, use
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resistive second harmonic loading within a portion of the specified 
bandwidth. Hence (and appropriately), only fundamental load 
optimisation is considered viable in such cases. This chapter of work 
presents a design methodology enabling a good compromise in efficiency 
across bandwidths below one octave.
Waveform and systematic load-pull measurement data has been used 
in the development stage of the design procedure, whilst also being used 
to analyse the extent to which optimum broadband high-efficiency 
operation has been achieved in this mode. Measurements have been 
focused around a target sub-octave bandwidth of 1.5-2.5GHz.
Device output parasitic de-embedding has been applied to the 
waveforms captured at the calibrated measurement plane of the device 
package in confirming class-J behaviour from the output voltage and 
current waveforms at the device plane [10].
5.2 Broadband High-Efficiency With Class-J Mode of PA
5.2.1 Class-J Harmonic Load Terminations
Cripps [1] (who acknowledges some earlier work by Raab [11]) has 
described class-J, defined as a mode in which the voltage has harmonic 
components which make it tend asymptotically towards a half-wave 
rectified sine-wave. This in practice can be usefully approximated by a 
suitably phased second harmonic component. The key difference 
between class-J and more familiar class-A, AB and F modes, is the 
requirement for a reactive component at the fundamental load. The 
differentiation between class-J and class-E has been explained in detail 
in [1] and cited elsewhere in [12], and can be considered the starting 
condition in each case. The starting point in class-J design methodology 
is the linear class-B (or ‘deep’ class-AB) mode, where the output current
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waveform is a classical reduced conduction angle sinusoid. As such, the 
class-J amplifier can be expected to have the same linear performance 
as a class-AB amplifier operating at the same conduction angle. The 
starting point for a class-E mode (i.e. [13]), however, is to assume that 
the active device behaves as an ideal switch. Thus any practical 
implementation of a class-E design requires that the active device be 
‘forced’ into behaving like a switch, and this usually involves the device 
being forced to clip on the supply rails for a part of the RF cycle. This 
leads to strongly nonlinear performance, albeit often with very high- 
efficiency.
The class-J voltage waveform is engineered by using appropriate 
passive fundamental and second harmonic terminations. In this way, a 
higher fundamental component can significantly outweigh the loss in 
power implied by the reactive load, a counter-intuitive result that has 
been discussed in detail elsewhere [1]. A class-J design thus displays 
approximate half-wave rectified sinusoidal output current and voltage 
waveforms, with a phase overlap between the two (Fig. 5.1). This mode 
of operation lends itself very well to the process of waveform- 
engineering, as described previously in [8, 14]. Independent bias and 
drive control, and active multi-harmonic load-pull are used to engineer 
the shape of the current and voltage waveforms respectively.
The class-J output voltage waveform - assuming two-harmonics - is 
specified in Table 5.1 [1]. From this the fundamental and second- 
harmonic impedances, as defined in equations (5.1) and (5.2), can be 
found, thus defining the matching criteria. In order to optimise efficiency, 
the GaN device requires some compromises in setting the design values 
for the fundamental (‘load-line’) resistance, due to the effect of the DC 
‘knee’-voltage offset [15].
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Harmonic Normalised voltage component
1.41 Z 45°
2 0.50 Z -9 0 °
Table 5.1. Ideal class-J voltage waveform, assuming two harmonics.
(5.1)
(5.2)
Ideal class-J theory assumes that there is no third-harmonic component 
present in the voltage waveform, and hence Z3f0 is assumed short. This 
required loading can usually be readily approximated through the effect 
of the device output capacitance within a PA matching network design, 
which thus has the tendency to provide a short to all of the higher 
harmonics. Fig. 5.1 illustrates measured waveforms with these harmonic 
terminations, however in this measurement the third harmonic load was 
allowed to be adjusted slightly in order to demonstrate optimum class-J 
waveforms and hence, high power and efficiency (as specified in 
Table 5.2). The bias point implemented here was deep class-AB (^ *5 %
O f Idss)-
70 T 1.0
0  r -0 .2
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4
time, nsec
Fig. 5.1. Measured typical class-J waveforms on a 10W GaN HEMT.
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>  40
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Frequency laen.-Plane Load Impedance
fo 43.8 + i45.2 Q
2 fo 1.6 -  j52.0 Q
3ffj 2.4 -  j49.7 G
Table 5.2. Class-J lgen.-plane load terminations.
5 .2 .2  W a v e fo r m - E n g in e e r in g  V e ry  H ig h -E f f ic ie n c y  C la s s -J  
O p e ra t io n  in  a  G a N  H E M T
By applying the prescribed class-J impedance components up to 3f0) 
through active load-pull, very high-efficiency device operation has been 
measured at a fundamental frequency of 1.8GHz. The power sweep for 
this optimum emulated case is shown in Fig. 5.2. This shows the output 
performance of the DUT in a class-J loading configuration, operating with 
a bias point in class-C.
In this separate attempt to demonstrate the very high-efficiency 
potential of class-J, this condition saw the conduction angle reduced 
beyond the class-B starting point, to the detriment of the device output 
power.
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Fig. 5.2. Power sweep showing very high-efficiency class-J operation at 1.8GHz 
(input unmatched, maximum available gain (MAG) shown).
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A peak drain efficiency of 83% has been measured in this state with 
just below 10W device output power and approximately 3.5dB of gain 
compression. Note that even at the 6dB power back-off point, the 
measured drain efficiency is still above 60%. Device output power is 
however slightly less than was observed for the same device type in an 
optimised class-F/class-F'1 PA mode, within the same boundary 
conditions [14].
Following this initial performance characterisation of the class-J mode, 
a linear 10W broadband PA design was initiated, with a goal of above 
60% efficiency over the 50% bandwidth of 1.5-2.5GHz.
5.3 Broadband, Linear Class-J PA Design Using
Waveform Measurements and Multi-Harmonic Active 
Load-Pull
5.3.1 Broadband Measurements and PA Realisation
Active harmonic load-pull was initiated on the GaN transistor to be used 
in the design, using the three-harmonic active load-pull set-up [8]. This 
was carried out at several frequencies between 1.5 and 2.3GHz in order 
to begin the design stage of the broadband class-J PA. The device was 
set in the same state of gain compression (approximately P2dB) in each 
class-J measurement scenario. Working with device measurement data 
at the calibrated package-plane (i.e. without output parasitic de­
embedding applied) the resulting load-pull sweep data was used to map 
out the drain efficiency as a function of fundamental load impedance on 
the Smith chart, with the second and third harmonic impedances fixed 
according to the ideal class-J terminations stated in Section 5.2.1.
Fig. 5.3 shows the 70% drain efficiency contour obtained from each 
fundamental load sweep, indicating the movement of the optimum
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fundamental load for efficiency at the device package-plane as a function 
of frequency. A corresponding output power contour plot was extracted 
following the load-pull sweep which provided a ‘target region’ of load 
impedances for which to aim a matching circuit design to provide a 
compromised class-J PA output power and drain efficiency.
Increasing  
frequency i
CI.5h4.3GH*)|Drain Efficiency Contours!
Fig. 5.3. Measured load-pull data for GaN HEMT indicating load impedance 
contour for 70% P2dB drain efficiency between 1.5-2.3GHz.
DUT 
incl. output 
parasitics Cd^
A D C  bias 
feed
Line widths: 1.6mm 
Substrate thickness: 0.76mm
5  i
PA Output 
= H O
Fig. 5.4. Realised load matching network schematic [1].
The original target frequency band was 1.5-2.5GHz and in designing a 
suitable matching network over this extended bandwidth, some 
compromises have to be made. The initial strategy on the first design 
iteration (presented in this section) was to give higher priority to the
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fundamental impedance and allow the second harmonic more latitude. 
This particular device has a low output capacitance (approximately 
1.5pF) which at 2GHz is itself quite close to the optimum reactive 
termination at the second harmonic. Thus the network itself mainly 
synthesises the required fundamental load over the extended bandwidth, 
but through a shunt inductive stub increases the effective second 
harmonic capacitive reactance for lower frequencies.
The output matching network schematic is shown in Fig. 5.4. Although 
not a novel architecture in itself (variations of this network are analysed, 
for example, in [16]), this structure was found, somewhat empiracally, to 
provide the broadband fundamental and second harmonic loading 
required, enabling a demonstration of the potential as a prototype PA for 
the emulated broadband operation already carried out. For purposes of 
comparison between the load-pull emulation and the realised PA 
performance, the same 500 input impedance environment was used.
5.3.2 Realised Class-J Performance Results - Efficiency and 
Output Power vs. Frequency
The first realised design iteration of the class-J amplifier is shown in 
Fig. 5.5 (see Appendix A7 for full circuit). Power sweeps over a 12dB 
range were carried out on the PA across a frequency range of 
1.2-2.5GHz. Results of this sweep are shown in Figs. 5.6 and 5.7. The 
efficiency performance at the P2dB compression state is displayed; this 
is customarily used as an ‘end-point’ for useable high-end efficiency 
performance in high PAR (peak-to-average ratio) linear signal 
applications.
As seen in Fig. 5.6, the measured P2dB drain efficiency for the realised 
class-J amplifier is at a level of 60-70% between 1.35GHz and 2.25GHz;
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a 50% bandwidth about a centre frequency of 1 .8GHz. Within this 
bandwidth corresponding output power from the amplifier is between 9 
and 11.5 Watts.
50mm
60mm
Fig. 5.5. Realised class-J amplifier - output matched only.
A comparison between the realised PA results and simulated efficiency 
from the nonlinear device model, set in the same impedance 
environment, is also shown in Fig. 5.6.
5.3.3 Analysis of Measured PA Performance
The results from this realised class-J design show a wide bandwidth of 
high-efficiency operation; however the optimum performance is not 
obtained all of the way to the top end of the initially desired 1.5-2.5GHz 
bandwidth, i.e. above 2.2GHz, efficiency and output power begin to roll 
off. Using the active harmonic load-pull test set-up to present the same 
impedance environment as the PA (up to the second harmonic), a 
verification of the expected performance could be ascertained, as in 
Fig. 5.6, allowing for further investigation into the reasons for the reduced 
performance, and hence indicate actions to take in order to improve the 
high-end performance.
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- a -  Realised PA Dram Efficiency 
-o - Model-Predicted Efficiency 
•€)•• Device Efficiency, Under Load-Pull
- 8 08 0 -
- 7 0_  -  -o- -
60% Drain Efficiency Level
% 50-D -
- 4 04 0 -
3 0 -
1.3 1.5 2.51.2 1.4 1.6 1.7 .8 2.0 2.1 2.2 2.3 2.41.9
Frequency / GHz
Fig. 5.6. P2dB drain efficiency for device under load-pull, device model- 
simulation and for the realised class-J PA (input unmatched) across a bandwidth
of 1.2-2.5GHz.
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Fig. 5.7. Realised class-J PA output power and PA power gain (input unmatched,
i.e. 50Q ) at P2dB across bandwidth of 1.2-2.5GHz.
The load-pull results - in which the fundamental and second harmonic 
load impedances were presented to the device - highlights the same 
trend in device drain efficiency, in particular the drop in efficiency above 
2.2GHz.
By introducing refinements in the basic class-J theory [5] into the 
design approach, a new enhanced design was made, aimed not only at 
improving the high-end efficiency and output power, but also addressing 
linearity, and potentially, predistortability.
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5.4 Linearity and Clipping Analysis of Class-J PA
5.4.1 Wider Bandwidth Potential of the Class-J Mode
As shown in [5], the ‘class-J mode’ encompasses a continuum of high- 
efficiency performance modes, each with a reactively terminated second 
harmonic load. The fundamental load has to have a corresponding 
reactive component in order to maintain a ‘positive-definite’, or non-zero- 
crossing voltage waveform. This continuum applies for second harmonic 
capacitive reactance terminations up to the short-circuit condition for 
class-B, and extends beyond this point towards what is denoted as the 
class-J* mode [5], i.e. conjugates of the class-J loads in (5.1) and (5.2).
It is therefore possible to utilise this ‘design-space’ to implement an 
amplifier which has comparable efficiency, power and linearity 
performance as is regularly obtained using conventional class-AB design 
methodology, but retains almost constant performance over a 
substantially extended bandwidth. To knowledge, such a design has 
never before been attempted on an a priori basis.
5.4.2 Use of ‘Clipping Contours’ for Quasi-Linear Design
The device output voltage, V0, in a class-J PA can be written in the 
form [5];
v o ( 0 )  =  v dc - V l r cos0 + Vlqsin0 + T nVnqsm(n0) (5 .3 )
(0  = cot)
where in this case n = 2 , and r and q denote the real and quadrature 
voltage components respectively.
If the minimum value of V0 approaches the device ‘knee’ (vmin) at any 
point in the RF cycle, the device current will start to ‘clip’, resulting in 
highly non-linear behaviour. Such clipping will clearly cause gain
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compression, or AM-AM distortion, and if there is a significant phase 
angle between the fundamental components of current and voltage it is, 
in addition, a primary cause of AM-PM (amplitude-modulation-to-phase- 
modulation) distortion. These strongly non-linear effects not only cause 
spectral distortion but can also lead to increasing problems when 
attempting to linearise the device using input signal predistortion.
It is therefore of much relevance to examine the parametric 
dependency of the ‘zero-crossing’ behaviour of the voltage expression in 
(5.3). Even with the convenient approximation, vmin = 0, this is a 
mathematical problem of some complexity which has been analyzed in 
more detail elsewhere [5]. But for the present purpose it is possible to 
transform the clipping expression into a more simple graphical 
representation. If it is assume that the current waveform remains a 
classical reduced-conduction-angle class-AB form, the voltage 
parameters Vu, V^ q and V2q in (5.3) can be considered to be directly 
proportional to the corresponding impedances at the fundamental and 
second harmonic. With knowledge of the impedance environment, and 
the assumed current waveform, (5.3) can be evaluated to determine 
whether it has a positive or negative value. Figs. 5.8(a) and 5.8(6,) show 
how this calculation can be plotted on an impedance plane; in this case 
the fundamental impedance (hence the V^ r and V^ q value) is varied 
across the entire Smith Chart plane, for specific fixed values of Z2to 
(hence V2q). The shaded portions indicate the clipping regions where the 
voltage expression crosses zero at some point in the cycle.
The shaded regions, as shown in Figs. 5.8(a) and 5.8(b), thus provide a 
design guide as to load conditions that should be avoided in the circuit 
design process. The line which delineates the clipping region is called 
the ‘clipping contour’. This contour in effect shows the impedance 
conditions for which the voltage ‘grazes’ zero. However, the choice of
- 1 2 8 -
Peter Wright Chapter 5. Extending Waveform-Engineering Towards Broadband Applications
fundamental impedance will also determine the final power and 
efficiency.
Class-B
7 8 .5 %
efficiency
Vmin >  0  
‘linear region’ Vmin <  0  ‘clipping region’
Vmin — 0  
‘clipping 
contour’
Fig. 5.6(a). Class-B ‘clipping contour’ (solid trace) indicating fundamental loads 
for ‘zero-grazing’ vmin condition, with ‘clipping region’ shaded. 78.5% efficiency 
contour (dotted) also shown, indicating optimum load for linearity and efficiency.
Class-J
7 8 .5 %
efficiency
Vmin >  0  
‘linear region’ Vmin <  0  
‘clipping region’
Vmin — 0  
‘clipping 
contour’
Fig. 5.6(b). Class-J ‘clipping contour’ (solid trace) indicating fundamental loads 
for ‘zero-grazing’ vmin condition, shaded ‘clipping region’ and optimum load for
class-J linearity and efficiency.
In principle, if the real part of the fundamental impedance is maintained 
at a constant value, equal to the device ‘load-line’ resistance, maximum 
power and efficiency will be maintained (corresponding to a fixed value of 
Vu in (5.3)). This constant maximum efficiency contour is also plotted
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(dotted traces) in Figs. 5.8(a) and 5.8(b). In practice, of course, the only 
allowable maximum efficiency condition will be the one that sits on the 
‘clipping contour’, which can be seen to be a singular point in each case.
Fig. 5.9 shows how the clipping contour changes as the value of 
second harmonic reactance is varied over the class-J range. It is of 
interest to note that in practice, although the clipping process will change 
the assumed current waveform, and as such the power and efficiency 
can no longer be simply related to the value of V^ r in (5.3), the 
continuation of the maximum efficiency condition into the ‘clipping region’ 
can often be observed in practice.
Fig. 5.9. vmjn = 0 ‘clipping contours’ indicating optimum fundamental load for 
efficiency, as second harmonic load impedance is varied between the class-B and
class-J conditions.
The plots in Figs. 5.8 and 5.9 define a design methodology for 
obtaining the best efficiency without forcing the device output voltage to 
‘graze’ zero and thus display highly non-linear, clipped behaviour. To 
best knowledge, this is the first time such a methodology has been 
defined for high-efficiency RFPAs, and is proposed as an essential 
element in the design process for broader-band, high-efficiency PA 
design.
78.5%
contour
Optimum
Zf0
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5.4.3 Practical Verification of Class-J Mode in High Power 
Devices - Effect of Second Harmonic (LP 
measurements)
Since for a broadband PA design - and especially PAs covering octave 
bandwidths - the high-end fundamental impedance tends towards the 
second harmonic impedance at the low-end of the band, it was 
necessary to observe the effect that a non-ideal (i.e. not purely reactive) 
second harmonic load impedance has on class-J efficiency [17]. This 
was carried out with a fixed fundamental load of 30+j30Q  (lgen.-plane), 
fixed third harmonic impedance of 5 0 0  (package-plane) and for a fixed 
device bias condition of V d=28V , ldSq=100mA (deep AB, approximately 
5%  ldss)*
Second-harmonic 
load re flection^ 
'coefficienUocus
Fig. 5.10. Locus of second harmonic load reflection-coefficient variation.
39.8
-  723 9 .7 -
-  70
3 9 .6 -
e 66 m©©
39.4 -
-  62 •<
-  60 3?
-  58
3 9 .2 -
39.1 -
-  56
39.0 -
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
2nd Harmonic Load Magnitude
Fig. 5.11. Measured effect of the real component of second harmonic load on 
class-J output power and efficiency.
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The results in Fig. 5.11 show a 10% decrease in efficiency, and almost 
0.5dB reduction in output power7 as the magnitude of the second 
harmonic load reflection-coefficient is varied from 1 to 0 at the lgen.-plane. 
Fig. 5.10 indicates the locus of the second harmonic load during this test, 
indicating the fixed reflection coefficient angle was used in each of 
instance of the varied magnitude component. Although at first glance the 
result in Fig. 5.11 shows substantial degradation in performance, there is 
also the indication that the transition between the fundamental load and 
second harmonic load impedance across an octave bandwidth can be 
implemented in such a way as to not dramatically degrade the efficiency 
performance of a class-J PA operating across this frequency range, for 
example; a second harmonic load reflection-coefficient of magnitude 0.5 
would suggest just 5% drop in efficiency and 0.25dB drop in output power 
(assuming a fixed Vd) at the lower end of the band, whilst still being a 
suitable fundamental load for this device if combined with a reactive 
component at the upper end of the band.
5.4.4 Practical Verification of Class-J Mode in High Power 
Devices - Improved Class-J Design Space LP Results
By following investigations in [5] and simulation findings in Section 
5.4.2, the phase of the second harmonic load reflection coefficient was 
varied between +165 and -105  degrees at the lgen.-plane (done so 
through applying output parasitic de-embedding), with magnitude 0.95 in 
each case. The optimum fundamental load for peak efficiency was 
targeted. The results of this are shown in Fig. 5.12, and have been 
carried out at a fundamental frequency of 1.8 GHz.
The measured results in Fig. 5.12 show reasonable agreement with the
7 This application, of developing a class-J-mode PA prototype, meant Vd was kept fixed at 28V for this test. 
Had Vd been allowed to vary with the second harmonic load reflection-coefficient Pout could have been 
expected to remain constant instead of degrading as the second harmonic reflection-coefficient magnitude 
was reduced, as in this case. For the purpose of analysing this design methodology for its potential for 
developing useable PAs, an appreciation was given to requirement of having a constant rail voltage level.
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theoretical analysis of class-J and the proposed ‘design space’ for 
continuous high-efficiency performance, as the second harmonic and 
fundamental load impedances are allowed to vary away from the class-B 
case. Since the same theory can be applied to the ‘complimentary’ 
class-J* mode, corresponding to inductive second harmonic terminations, 
the potential for a broadband high-efficiency PA is clear.
ContoursDrain Efficiency
Fig. 5.12. Mapping the optimum (top 2%) efficiency contour as a function of 
changing second harmonic load impedance - lgen.-plane impedances shown.
5.5 An Enhanced Design Following Extended Theory
5.5.1 Re-designing the Class-J Output Matching Network
Using the analysis found/developed in the previous section, an iteration 
of the initial matching network, using the same architecture as previous 
(Fig. 5.4), was made in line with the intention of ‘moving’ the fundamental 
loads that were encroaching on the ‘clipping’, or non-linear region of the 
Smith Chart, and more precise placement of the second harmonic load, 
in particular regards to the phase. This second design iteration is shown 
by the S-parameters of Fig. 5.13, giving a comparison with the first output 
matching design.
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In the same way as previous, this improved design, following extended 
theoretical-based analysis, was used to predict the performance that 
could be expected from the PA by using active load-pull. These results 
showed improvement in efficiency at the higher frequency end of the 
bandwidth of operation as desired, above 2.2GHz, and as shown in 
Fig. 5.15.
Zfo encroaches out 
of ‘linear class-J 
design space’
LL
 .O
§
Zf0 stays within 
‘linear class-J 
design space’
; /
s *
More precise placement of Z^o 
according to class-J theory
Fig. 5.13. Second iteration of class-J output matching (right) compared with first 
initial design (left), showing fundamental (solid) and second harmonic (dotted) 
load impedances between fundamental bandwidth of 1.2-2.6GHz.
5.5.2 Measured PA Performance following Improved Output 
Matching Network Design
In characterising the second realised PA, power sweeps were again 
conducted at 100MHz frequency spacing and the efficiency at P2dB (2dB 
gain compression point) was recorded, along with the output power and 
amplifier gain. These sets of results are displayed also in Fig. 5.15 and 
Fig. 5.16, along with the first design iteration results for comparison. 
Measured P2dB output power, as in Fig. 5.16, indicates the flat 
characteristic associated with this broadband design, at a value of 
39.5 ± 0.5dBm (approximately 9-10W). The improvement in drain 
efficiency of the second iteration PA is evident in Fig. 5.15 between 2.3 
and 2 .6 GHz, with up to 8 % improvement obtained at 2.5GHz. Fig. 5.14 
shows the improved class-J amplifier (see Appendix A7 for full circuit).
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Fig. 5.14. Improved realised class-J amplifier.
5.6 Input Matching and Effect on PA Performance
For comparison purposes the PA was measured with the same input 
impedance as the device was measured during the load-pull design 
stage; with a broadband 50Q impedance and not for best gain.
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Fig. 5.15. Prediction and measurement of PA efficiency performance with 
enhanced output matching, compared with first class-J PA design performance.
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Fig. 5.16. Broadband measurement of PA output power performance with 
enhanced output matching, compared with first class-J PA design iteration
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Fig. 5.17. Broadband measurement of PA performance with enhanced output 
matching, and broadband input matching
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Fig. 5.18. Broadband PA linearity (with broadband input matching) characterised 
under stimulus of 5MHz BW, 8.51dB PAR, WCDMA signal
Following the performance characterisation in the previous sections 
attention turned to improving the input match across the frequency band 
of 1.4-2.6GHz and hence improve PAE (power-added efficiency). The 
applied input matching resulted in the PA performance shown in Fig. 
5.17, including PAE. Here, gain of between 10.2-12.2dB across the 
bandwidth of 1.4-2.7GHz has been observed and hence has resulted in 
an improved PAE of more than 50% across the same bandwidth.
5.7 Linearity and Predistortabiiity of Class-J PA
Very high-efficiency PAs can be prone to very non-linear characteristics 
which present users with a difficult, if not impossible, task of incorporating 
the nonlinear PA into the required linear transmitter. Digital predistortion,
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LINC (Linear amplification with Nonlinear Components), Polar and 
Cartesian loop, and feed-forward linearisation schemes can be 
implemented around PAs to meet communication system standards. 
However a reasonable ‘base’ linear performance is necessary from the 
PA for these linearisation techniques to be most effective. Thus, ACPR 
without any form of linearisation was measured across the frequency 
range of 1.3-2.7GHz. Results in Fig. 5.18 show average power, 
efficiency and gain as well as worst-case upper and lower channel ACPR 
with drive power sufficient to cause 2dB peak compression. At a CF of 
2.0GHz, the same PA characteristics are plotted in Fig. 5.19 for a range 
of drive powers, whilst Fig. 5.20 shows a captured spectrum at an 
average efficiency of 40% at the same CF.
sP
Avg. P,
-  -10Avg.
Gain
-  -20
3i -  -30
I-  -40
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Avg. Pin /  dBm
Fig. 5.19. Input matched class-J PA performance with a power-swept 5MHz BW, 
W CDMA signal at centre frequency of 2.0GHz.
The modulated signal applied, in order to characterise the PA linearity, 
was a WCDMA (wideband code division multiple access) signal of 
3.84MHz signal bandwidth and 8.51 dB PAR (peak-to-average ratio). The 
value of ACPR measured in these tests is defined as the integrated 
power across the adjacent 5MHz channel (upper or lower) as a ratio of 
the main 5MHz integrated channel power which the 3.84MHz incident 
signal occupies.
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ACPR of close to -30dBc has been measured between 1.7-2.7GHz, 
decreasing to approximately -25dBc below 1.7GHz; this at the same time 
as the PA operating at more than 30% average efficiency.
o
- -i—■Q - 1 0
-30 i__II
-40
-50
2.005 2.010 2.0151.985 1.990 1.995 2.000
Frequency / GHz
Fig. 5.20. Output spectrum from class-J PA, measuring ACP for a 3.84MHz 
WCDMA signal at centre frequency 2.0GHz, and at 40% average efficiency.
The relative symmetry of the upper and lower ACP (adjacent channel 
power) sidebands in Fig. 5.20 implies minimal memory effects and good 
potential for predistortability using techniques such as those presented in 
[6-7]. This excellent ‘raw’ linearity performance can be attributed to the 
design methodology described in section 5.4.2.
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5.8 Chapter Summary
A fully realised class-J amplifier has demonstrated high-efficiency 
operation across a substantial bandwidth. Newly presented theory of 
class-J as a broadband mode has been applied in improving an initial 
output matching network design. Load-pull results and simulation 
analysis have justified these changes and enabled a second design and 
fabrication of an output matching network which has shown improved 
efficiency performance with frequency. The use of active harmonic load- 
pull and waveform measurement capability has continued to show, 
throughout this chapter, to be a powerful tool in developing real PA 
designs using theory specific to the class-J mode of operation. Efficient 
PA performance has been measured across a bandwidth of 1.4-2.6GHz 
(60% bandwidth, centered at 2GHz) whilst showing ACPR of 
approximately 25-30dBc across the entirety of this bandwidth at the 
measured P2dB compression level.
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Chapter 6. Conclusions
The research presented throughout this thesis has set out to find 
solutions to the ever-prominent requirement for enhancing the efficiency 
of wireless communications systems. This main objective of this 
research has been focused around the power amplifier stage, where 
improvements in efficiency here would make a significant impact to the 
overall efficiency of wireless communications as a whole.
In particular, attention has been turned to the use of nonlinear device 
characterisation systems with waveform measurement and active 
impedance environment control. With these types of nonlinear
measurement capabilities only in their relative infancy, the ability to 
develop - and thus interest in - PA design methodologies which make 
novel use of the waveform-engineering technique is increasing. This 
work has demonstrated the advancement in developing such 
methodologies for obtaining efficiency enhanced PA modes of operation 
in packaged GaN HEMT power transistors.
The objective - of developing high-efficiency PA modes of operation in 
high power devices - tends to (certainly for single stage PAs) come hand- 
in-hand with the concept of multi-harmonic loading/matching
requirements, thus often denoted by the term ‘complex PA modes’. 
Complex modes of PA demand high attention to design detail when
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considering the interaction between optimising device output power at the 
fundamental frequency whilst appropriately loading harmonic 
impedances. By implementing some of the highly advanced nonlinear 
waveform measurement techniques available, investigations into these 
complex modes of PA for efficiency enhancement have become more 
readily explored. Here, the class-F ' 1 and class-J modes have been 
investigated in detail, where three-harmonic and two-harmonic loading 
requirements respectively, have been actively implemented on a GaN 
HEMT. In unique combination with the ability to observe the current and 
voltage waveforms, synonymous in defining such modes of operation in 
theory, novel systematic design methodologies have been developed, 
and in both cases and for the first time, directly and fully utilised in the 
prototyping of several efficiency enhanced power amplifier units.
The importance of waveform measurements throughout this work has 
been demonstrated, not only during the course of the design and 
emulation of the PA modes, but also within analysing device operation 
through de-embedding measured package-plane waveforms to the 
device and current generator-planes, as well as right down to the final 
performance characterisation of the prototyped PAs, e.g. in terms of 
linearity and output spectral purity. However, it is the direct link that is 
provided between fundamental amplifier mode theory and practical 
implementation where these waveform-based design methodologies 
have revealed the strongest advantage over CAD-based designs using 
NL equation-based device models.
Chapters 3 and 4 detail a class-F ' 1 design methodology developed and 
initiated on a package higher power GaN HEMT device. Using the 
combined measurement tools of waveform capture and multi-harmonic 
active impedance environment control, the 81%+ drain-efficient PA 
emulations at 0.9 and 2.1GHz were also followed through fully to realised
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prototype PAs operating at near-exact conditions. This is the first time 
that waveform measurement data obtained in this way has been used in 
the direct translation to a realisable working PA, with ‘first-pass-success’ 
also achieved in this design example.
Running parallel alongside the development of the design 
methodologies were CAD simulations making use of a nonlinear device 
model and simulated load-pull in an attempt to make comparisons 
between the optimised device operation obtained in reality and an 
equivalent PA design in CAD based around the model. With the 
additional harmonic impedance requirements adding a further dimension 
to the level of required accuracy of device model, comparisons between 
the realised 0.9GHz class-F ' 1 PA and NL model simulation (although in 
this case a more accurate model) did highlight some discrepancies in 
peak performance.
This same means of comparison was repeated when developing the 
class-J broadband high-efficiency PA design, detailed in Chapter 5. 
Following the realisation of this novel implementation of the newly 
discussed high-efficiency, but also more linear, class-J mode across 
almost an octave bandwidth, conclusions can start to be drawn as 
regards to the strong applicability of waveform measurement and 
engineering techniques in designing various modes of PA for use in 
modern wireless communication systems. This work has shown the 
practical implementation of waveform measurements and active multi­
harmonic impedance control for two different modes of device operation 
within the same 10W GaN HEMT device. This has been demonstrated at 
multiple frequencies indicating clear potential for the development of 
design methodologies for use with nonlinear waveform-based 
measurement systems, such as the one used throughout this research, 
even for designed scaled (in frequency/power) beyond those values
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presented here. And by characterising the intended device(s) prior to 
beginning the PA design, this enables a more measured means of 
selecting the most appropriate device for a particular application.
Overall, through the key application of waveform measurements and 
waveform-engineering, a means of improving the PA development cycle 
has been shown possible in response to the requirement to design more 
efficient PAs to enable next generation high data rate wireless 
communications schemes to become feasible. This both from a handset 
point of view, in terms of portability and the inherent draw on battery life 
with increased device functionality, but also base-station transmitters in 
terms of costs and reliability.
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7.1 Future Work Extensions
The research described in this thesis has laid down a strong 
justification for the use of waveform-engineering in the performance- 
optimisation of the RFPA. Whilst the number of examples investigated 
through the course of this work is relatively modest, the concepts applied 
throughout all of these amplifier designs - whether high efficiency, very- 
high efficiency, narrowband or broadband - have proved to be more than 
satisfactory in achieving design and prototyping methodologies which 
have enhanced the PA development cycle.
The work here namely focuses around a 10W GaN packaged power 
transistor as the active DUT. Although the work has satisfied the initial 
targets set - that of developing waveform-engineering-based design 
methodologies beyond that previously described in literature - the viability 
of appropriately ‘scaling’ such techniques could potentially be further 
examined in future additions beyond this research.
The device utilised in many of the amplifier designs discussed in this 
thesis could be argued as having a natural optimum load tending towards 
the centre of a 500  Smith Chart, specifically favouring a broadband 
amplifier design, such as the one described in Chapter 5. This argument
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in fact carries limited weight inasmuch as whatever fundamental load is 
being applied, all the design methodologies implemented make additional 
consideration for multi-harmonic loading criteria which most certainly is 
not close to a 500 optimum. However to further justify the claims made 
by the performance-optimisation processes developed in this research, 
future work would undoubtedly benefit from investigations into applying 
similar waveform-engineering design techniques on much higher power 
devices.
To date, such investigations have already begun [1], revealing highly 
promising results in a 45W GaN packaged HEMT, also manufactured by 
CREE. Fig. 7.1 shows results - although not fully optimised - of a 
class-F'1 mode. In this case the optimum fundamental load at the lgen.- 
plane is far from 500, yet the potential for optimised device performance 
remains clear from these initial investigations [1].
Aivityut
43.3*1
HAG |dB|
Drain Efficiency |%1 t 2J 3 4 ^ 1
Collector A>rtin Vott«t0
Fig. 7.1. Measured ‘Class-F1-like’ performance from a 45W GaN HEMT power 
transistor, including de-embedded dynamic load-line (right) [1].
Such high-power investigations have only recently become more easily 
pursuable within the Centre for High Frequency research group following 
enhancement of the measurement and active load-pull capabilities. 
Thus, extensions such as that in Fig. 7.1 [1] and also an injection PA
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concept and envelope tracking analyses, reported in [2-3] respectively, 
are readily under investigation by current authors within the Centre for 
High Frequency Engineering research group.
Power amplifiers with “record high efficiency performance” are, and will 
continue to be published [4-5], each one ‘beating’ the previous by 
perhaps a couple of percentage points. However, many such types of 
work follow a less methodical approach in achieving an optimal PA 
design and show little novelty in the design concept utilised, often relying 
greatly on extreme device compression to the point of saturation. Where 
greater interest is arguably seen is in works such as [6 ], where - in this 
example - the PA mode theory for performance optimised modes is taken 
to the MMIC level.
Finally, benefits could potentially be seen from further work which 
investigates the implementation of efficiency/performance-optimised PA 
stages - via the use of waveform engineering techniques - within the 
current industry PA architecture of choice; the Doherty PA. Successful 
work in this area would arguably enable the wider PA community to gain 
further appreciation of the potential and applicability of these design 
practices within the wider PA design problem.
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Appendix A1. CREE CGH4001 OF 10W gallium nitride
HEMT datasheet.
CGH40010 Rev 1.4 Preliminary.
Cree, Inc.
4600 Silicon Drive 
Durham, NC 27703 
www. cree. com/wireless
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PRELIMINARY P B F F A
CGH40010
10 W, RF Power GaN HEMT
Cree's C G H 40010 is an unm atched, gallium  nitride (G aN ) high 
electron mobility transistor (HEM T). The C G H 40010, operating  
from  a 28 volt rail, offers a general purpose, broadband solution 
to a variety of RF and m icrowave applications. GaN HEMTs offer 
high efficiency, high gain and w ide bandwidth capabilities making  
the C G H 40010 ideal for linear and compressed am plifier circuits. 
The transistor is available in both screw-down, flange and solder- 
down, pill packages.
1|i
; Types: 440166 
CGH40010F & CGH40010P
S ubject to  change w ith o ut notice, 
w w w .cree .com /w ire less
A b s o lu te  M a x im u m  R a tin g s  (n o t  s im u lta n e o u s )  a t  2 5 ° C  C a s e  T e m p e r a tu r e
Drain-Source Voltage Voss 84 Volts
Gate-to-Source Voltage ■ H E H  Vqs J H M -10, +2 volts
Storage Temperature Tsns -55, +150 °c
Operating Junction Temperature Tr 175 : ' * €  .
Maximum Forward Gate Current Igmax 4.0 mA
Soldering Temperature n  t .  m 245 •c
Thermal Resistance, Junction to
Case 1 R«c 5.0 °c/w
Note:
1 Measured for the CG H 40010F at PDISS = 14 W.
E le c tr ic a l C h a ra c te r is tic s  (T c =  2 5  °C )
Gate Threshold Voltage VGS(tt» -3 .0 -2.5 -1.8 VDC VM = 10 V, ID = 3.6 mA
Gate Quiescent Voltage VGS<Q) - -2 .0 - VDC Vre = 28 V, I„ = 200 mA
Saturated Drain Current 2.4 2.7 - A VK  = 6.0 V, V ^  = 2.0 V
Drain-Source Breakdown voltage 84 100 - VDC VGS = -8  V, I0 = 3.6 mA
Case Operating Temperature Tc -10 - + 105 °C
Screw Torque T - - 60 in-oz Reference 440166 Package Revision 3
Small Signal Gain Gss 13.S 14.5 - dB =  28 V, I * ,  =  200 mA
Power Output at 3 dB 
Compression 10 12.5 - W V D O =  2 8  V ,  1 ^  =  200 mA
Drain Efficiency12 n 55 65 - % Voo =  28 V, 1^  =  200 mA, P ^
Output Mismatch Stress VSWR - TBD - ¥
No damage at all phase angles, 
Vw = 28 V, = 200 mA, 
Pout=12W C W
Input Capacitance CGS - 5.00 - pF = 28 V, V^ =  -8 V, f = 1 MHZ
Output Capacitance - 1.32 - PF V x  =  28 V, V,, =  -8  V, f  = 1 MHZ
Feedback Capacitance Coo - 0.43 - PF VM = 28 V, V^ = -8 V, f  = 1 MHz
Notes:
1 Drain Efficiency =  POUT /  P ^
2 When tuned for best efficiency (see the applications chart in this data sh eet).
3 When tuned for best PldB (see the applications chart in this data sheet).
4 Measured on w afer prior to  packaging.
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Typical Perform ance
Sw ept CW Data of C G H 40010F vs. O u tp u t P ow er w ith  Source  
and Load Im pedances O ptim ized  fo r Drain  Efficiency a t 2 .0  GHz 
VDD = 28 V, I DQ = 20 0  mA, Freq = 2 .0  GHz
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20
13
-  10
12
26 28 30 32 34 38 40 42
Pout (dBm)
S w ept CW D ata of C G H 40010F vs. O u tpu t P o w er w ith  Source  
and Load Im pedances  O ptim ized  fo r Drain  E ffic iency a t 3 .6  GHz 
V DD = 28  V, I DQ = 20 0  mA, Freq = 3 .6  GHz
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41 4337 3933
Pout (dBm)
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Typical Perform ance
S w ept CW D ata o f C G H 40010F  vs. O u tp u t P o w er w ith  Source  
and Load Im pedances  O ptim ized  fo r P I  P ow er a t  3 .6  GHz  
VDO = 28  V, 1 ^  = 200  mA, Freq = 3 .6  GHz
48
36 >•
30|
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24 I
7  11
23 25 27 29 31 33 35 37 39 41 43
Pout (dBm)
Sim ulated  M axim um  S tab le  Gain, M ax im u m  A v a ila b le  
Gain and K Factor o f th e  C G H 40010F  
VDO = 28  V, 1 ^  = 2 0 0  mA
mT3
0
0  cn 
S
30
25
20
15
10
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1.13
o
0.75 |
*
0.375
Frequency (GHz)
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Source and Load Im pedances
Z Source
1 G
S
Z Load
r
B s e m s M
500 13.1 + J17 15.6 + J13.4
1000 9.2 + J10.7 12.96 + J8.25
1500 6.4 + 13.9 8.78 + J3.9
2500 4.0 -  j4.0 6.37 -  J0.1
3500 3.8 - jlO.4 5.45 -  J5.1
Note 1. VDO =  28V, 1^  =  200m A in the 4 4 0 1 6 6  package. 
Note 2. O ptim ized for PldB
C G H 40010 Power Dissipation D e-ra ting  Curve
30
O  15
200150 1751250 25 50 75 100
Maximum Case Temperature (°C)
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CREE*
C G H 40010-TB  Dem onstration Amplifier Circuit Schem atic
(CGH40010)
I--------1
RF OUT
RF IN
I - I
CG H40010-TB Dem onstration Amplifier Circuit Outline
■ --Sg g 1
m r~ \
CGH40010-TBo 3-000537 REV 2
o o o o o 
o o o
Cree, Inc. 
4600 Silicon Drive
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C G H 40010-TB  Dem onstration Amplifier Circuit Bill o f M ateria ls
R1,R2 RES, 1/16W,0603,1%,0 OHMS 1
R3 RES,1/16W,0603,1%,47 OHMS 1
R4 RES,1/16W,0603,1%,100 OHMS 1
C6 CAP, 470PF, 5%,100V, 0603 1
C17 CAP, 33 UF, 20%, G CASE 1
C16 CAP, l.OUF, 100V, 10%, X7R, 1210 1
C8 CAP 10UF 16V TANTALUM 1
C14 CAP, lOO.OpF, + /-5 % , 0603 •
C l CAP, 0.5pF, +/-0.05pF, 0603 1
C2 CAP, 0.7pF, +/-0.1pF, 0603 1
C10,C11 CAP, l.OpF, +/-0.1pF, 0603 2
C4,C12 CAP, 10.0pF,+/-5%, 0603 ■ m
C5,C13 CAP, 39pF, + /-5 % , 0603 2
C7,C15 CAP,33000PF, 0805,100V, X7R 2
J3,J4 CONN SMA STR PANEL JACK RECP 1
J2 HEADER RT>PLZ.1CEN LK 2 POS 1
J1 HEADER RT>PLZ .1CEN LK 5POS 1
Qi CGH40010F or CGH40010P 1
C G H40010F-TB D em onstration Amplifier Circuit
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Typical Package S -Param eters fo r CG H40010F
(S m all S ignal, VDS = 28 V, I OQ = 100  mA, ang le in deg rees)
500 MHz 0.8785 -143.68 12.55 101.09 0.0373 14.45 0.5687 -156.56
600 MHz 0.8740 -151.05 10.64 96.46 0.0380 10.48 0.5767 -161.57
700 MHz 0.8711 -156.75 9.22 92.62 0.0384 7.32 0.5817 -165.41
800 MHz 0.8690 -161.33 8.14 89.31 0.0386 4.68 0.5850 -168.51
900 MHZ 0.8675 -165.16 7.27 86.35 0.0388 2.40 0.5872 -171.09
1.0 GHZ 0.8664 -168.44 6.58 83.65 0.0390 0.38 0.5888 -173.31
1.1 GHZ 0.8655 -171.33 6.00 81.14 0.0391 -1.46 0.5900 -175.27
1.2 GHZ 0.8647 -173.91 5.52 78.77 0.0392 -3.15 0.5909 -177.04
1.3 GHZ 0.8641 -176.25 5.12 76.51 0.0392 -4.73 0.5915 -178.65
1.4 GHZ 0.8635 -178.42 4.77 74.33 0.0393 -6.23 0.5920 179.86
1.5 GHZ 0.8630 179.56 4.46 72.22 0.0394 -7.65 0.5923 178.46
1.6 GHZ 0.8625 177.66 4.20 70.17 0.0394 -9.02 0.5926 177.14
1.7 GHZ 0.8620 175.86 3.96 68.15 0.0395 -10.35 0.5927 175.87
1.8 GHZ 0.8615 174.13 3.75 66.18 0.0395 -11.63 0.5928 174.65
1.9 GHZ 0.8610 172.47 3.57 64.23 0.0395 -12.89 0.5928 173.48
2.0 GHZ 0.8606 170.86 3.40 62.31 0.0396 -14.11 0.5928 172.33
2.1 GHZ 0.8601 169.29 3.25 60.41 0.0396 -15.32 0.5927 171.21
2.2 GHz 0.8597 167.76 3.11 58.53 0.0397 -16.50 0.5925 170.11
2.3 GHz 0.8592 166.26 2.99 56.66 0.0397 -17.67 0.5924 169.02
2.4 GHZ 0.8587 164.79 2.87 54.80 0.0397 -18.83 0.5922 167.95
2.5 GHZ 0.8582 163.33 2.77 52.94 0.0398 -19.97 0.5919 166.89
2.6 GHZ 0.8577 161.89 2.67 51.10 0.0398 -21.10 0.5916 165.83
2.7 GHZ 0.8571 160.46 2.58 49.26 0.0399 -22.23 0.5913 164.78
2.8 GHZ 0.8566 159.04 2.50 47.42 0.0399 -23.35 0.5909 163.72
2.9 GHZ 0.8560 157.62 2.42 45.58 0.0400 -24 .46 0.5905 162.67
3.0 GHZ 0.8555 156.21 2-35 43.74 0.0400 -25.57 0.5901 161.62
3.1 GHZ 0.8549 154.80 2.29 41.91 0.0401 -26.68 0.5896 160.56
3.2 GHZ 0.8542 153.38 2.23 40.07 0.0401 -27 .79 0.5891 159.49
3.3 GHZ 0.8536 151.97 2.17 38.23 0.0402 -28.89 0.5886 158.42
3.4 GHz 0.8529 150.54 2.12 36.38 0.0402 -29.99 0.5880 157.34
3.5 GHZ 0.8523 149.11 2.07 34.53 0.0403 -31.10 0.5873 156.25
3.6 GHZ 0.8516 147.68 2.02 32.68 0.0403 -32.20 0.5867 155.15
3.7 GHZ 0.8508 146.23 1.98 30.81 0.0404 -33.31 0.5859 154.04
3.8 GHZ 0.8501 144.77 1.94 28.95 0.0405 -34.41 0.5852 152.91
3.9 GHZ 0.8493 143.30 1.90 27.07 0.0406 -35.52 0.5844 151.77
4.0  GHZ 0.8486 141.81 1.86 25.18 0.0406 -36.64 0.5835 150.61
4.1 GHZ 0.8478 140.31 1.83 23.29 0.0407 -37.76 0.5827 149.44
4.2 GHz 0.8469 138.79 1.79 21.38 0.0408 -38.88 0.5817 148.25
4.3 GHZ 0.8461 137.25 1.76 19.46 0.0409 -40.01 0.5808 147.04
4.4  GHZ 0.8452 135.70 1.73 17.53 0.0409 -41.15 0.5797 145.80
4.5 GHz 0.8443 134.12 1.71 15.59 0.0410 -42.29 0.5787 144.55
CREE#
Typical Package S -P aram eters  fo r C G H 40010F
(S m all S ignal, V DS = 28 V, I DQ = 200  mA, ang le  in d eg rees )
500 MHz 0.884 -147.00 13.01 100.05 0.0316 14.05 0.6169 -163.03
600 MHz 0.881 -153.95 11.01 95.70 0.0320 10.50 0.6254 -167.20
700 MHz 0.878 -159.32 9.53 92.09 0.0323 7.70 0.6306 -170.47
800 MHz 0.877 -163.65 8.40 88.98 0.0326 5.39 0.6339 -173.14
900 MHZ 0.875 -167.27 7.51 86.20 0.0327 3.41 0.6361 -175.43
1.0 GHZ 0.874 -170.38 6.79 83.66 0.0328 1.67 0.6376 -177.42
1.1 GHZ 0.873 -173.13 6.20 81.29 0.0329 0.11 0.6386 -179.22
1.2 GHZ 0.873 -175.60 5.70 79.06 0.0330 -1 .32 0.6393 179.14
1.3 GHz 0.872 -177.85 5.28 76.92 0.0331 -2 .65 0.6397 177.62
1.4 GHZ 0.872 -179.93 4.92 74.86 0.0332 -3.91 0.6398 176.19
1.5 GHZ 0.871 178.12 4.61 72.86 0.0333 -5 .10 0.6399 174.83
1.6 GHZ 0.871 176.27 4.33 70.91 0.0334 -6 .24 0.6398 173.53
1.7 GHZ 0.870 174.52 4.09 69.00 0.0334 -7 .33 0.6396 172.27
1.8 GHZ 0.870 172.83 3.88 67.12 0.0335 -8 .40 0.6393 171.05
1.9 GHZ 0.869 171.21 3.69 65.27 0.0336 -9 .43 0.6389 169.86
2.0 GHZ 0.868 169.63 3.51 63.43 0.0337 -10.45 0.6385 168.70
2.1 GHZ 0.868 168.09 3.36 61.62 0.0338 -11 .44 0.6379 167.55
2.2 GHZ 0.867 166.59 3.22 59.82 0.0339 -12 .42 0.6374 166.42
2.3 GHZ 0.867 165.11 3.09 58.03 0.0339 -13 .39 0.6367 165.29
2.4 GHz 0.866 163.65 2.98 56.25 0.0340 -14 .35 0.6360 164.18
2.5 GHZ 0.866 162.21 2.87 54.47 0.0341 -15 .30 0.6353 163.07
2.6 GHZ 0.865 160.78 2.77 52.70 0.0342 -16 .24 0.6345 161.97
2.7 GHZ 0.864 159.36 2.68 50.93 0.0343 -17 .18 0.6336 160.87
2.8 GHZ 0.864 157.95 2.60 49.16 0.0345 -18.11 0.6327 159.76
2.9 GHZ 0.863 156.54 2.52 47.39 0.0346 -19 .05 0.6318 158.66
3.0 GHz 0.862 155.13 2.45 45.62 0.0347 -19 .98 0.6308 157.55
3.1 GHZ 0.862 153.73 2.38 43.84 0.0348 -20.91 0.6297 156.43
3.2GHZ 0.861 152.32 2.32 42.06 0.0349 -21 .84 0.6286 155.31
3.3 GHZ 0.860 150.91 2.26 40.28 0.0351 -22 .78 0.6275 154.18
3.4 GHz 0.859 149.49 2.21 38.49 0.0352 -23 .72 0.6263 153.04
3.5 GHZ 0.859 148.06 2.16 36.70 0.0354 -24 .66 0.6250 151.89
3.6 GHZ 0.858 146.63 i 2.11 34.90 0.0355 -25.61 0.6237 150.73
3.7 GHZ 0.857 145.18 2.07 33.09 0.0357 -26 .56 0.6224 149.55
3.8 GHZ 0.856 143.72 2.02 31.27 0.0358 -27 .52 0.6210 148.37
3.9 GHZ 0.855 142.25 1.98 29.44 0.0360 -28 .48 0.6195 147.16
4.0 GHz 0.854 140.76 1.95 27.59 0.0361 -29 .46 0.6181 145.94
4.1 GHZ 0.853 139.26 1.91 25.74 0.0363 -30.44 0.6165 144.71
4.2 GHz 0.852 137.74 1.88 23.88 0.0365 -31 .43 0.6150 143.46
4.3 GHZ 0.851 136.20 1.85 22.00 0.0367 -32 .44 0.6133 142.18
4.4 GHZ 0.850 134.65 1.82 20.11 0.0369 -33 .45 0.6117 140.89
4.5 GHZ 0.849 133.07 1.79 18.21 0.0371 -34.47 0.6100 139.58
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Typical Package S -P aram eters  fo r C G H 40010F
(S m all S ignal, V DS = 28 V, I DQ = 5 0 0  mA, ang le in d eg re es )
500 MHz 0.8907 -150.63 13.47 98.92 0.0258 13.90 0.6803 -168.90
600 MHz 0.8877 -157.10 11.37 94.88 0.0261 10.86 0.6882 -172.30
700 MHz 0.8858 -162.09 9.83 91.55 0.0264 8.52 0.6930 -175.03
800 MHZ 0.8844 -166.13 8.66 88.67 0.0265 6.63 0.6960 -177.33
900 MHz 0.8834 -169.52 7.73 86.09 0.0267 5.05 0.6980 -179.33
1.0 GHZ 0.8825 -172.46 6.99 83.72 0.0268 3.68 0.6992 178.87
1.1 GHZ 0.8818 -17S.05 6.38 81.52 0.0269 2.47 0.7000 177.23
1.2 GHZ 0.8812 -177.40 5.87 79.43 0.0270 1.37 0.7004 175.70
1.3 GHZ 0.8806 -179.54 5.44 77.43 0.0271 0.37 0.7006 174.26
1.4 GHZ 0.8801 178.46 5.07 75.51 0.0272 -0 .57 0.7006 172.89
1.5 GHZ 0.8795 176.58 4.74 73.63 0.0274 -1 .45 0.7004 171.56
1.6 GHZ 0.8790 174.80 4.46 71.81 0.0275 -2 .29 0.7001 170.28
1.7 GHz 0.8785 173.10 4.22 70.01 0.0276 -3 .10 0.6996 169.03
1.8 GHZ 0.8779 171.47 4.00 68.24 0.0277 -3 .88 0.6991 167.81
1.9 GHz 0.8774 169.88 3.80 66.50 0.0278 -4 .64 0.6984 166.61
2.0 GHz 0.8768 168.34 3.63 64.77 0.0280 -5 .38 0.6977 165.42
2.1 GHZ 0.8762 166.83 3.47 63.06 0.0281 -6.11 0.6969 164.24
2.2 GHz 0.8756 165.35 3.33 61.36 0.0283 -6 .83 0.6961 163.07
2.3 GHz 0.8750 163.89 3.20 59.66 0.0284 -7 .55 0.6952 161.91
2.4 GHZ 0.8743 |  162.45 | 3.08 57.97 0.0286 -8 .26 0.6942 160.75
2.5 GHZ 0.8737 161.03 2.97 56.28 0.0288 -8 .96 0.6931 159.60
2.6 GHZ 0.8730 159.62 2.87 54.60 0.0289 -9 .67 0.6920 158.44
2.7 GHz 0.8723 158.21 2.78 52.92 0.0291 -10.38 0.6908 157.28
2.8 GHZ 0.8715 156.81 2.69 51.23 0.0293 -11 .10 0.6896 156.12
2.9 GHZ 0.8708 155.41 2.61 49.54 0.0295 -11.81 0.6883 154.95
3.0 GHZ 0.8700 154.01 2.54 47.85 0.0297 -12 .54 0.6869 153.78
3.1 GHZ 0.8692 152.61 2.47 46.15 0.0299 -13 .27 0.6855 152.60
3.2 GHZ 0.8683 151.21 2.41 44.45 0.0301 -14 .00 0.6840 151.41
3.3 GHZ 0.8674 149.80 2.35 42.74 0.0304 -14 .75 0.6825 150.21
3.4 GHZ 0.8665 148.38 2.30 41.02 0.0306 -15.51 0.6809 149.00
3.5 GHZ 0.8656 146.96 2.25 39.30 0.0309 -16 .27 0.6793 147.78
3.6 GHZ 0.8647 145.53 2.20 37.56 0.0311 -17 .06 0.6776 146.54
3.7 GHZ 0.8637 144.08 2.15 35.81 0.0314 -17 .85 0.6758 145.29
3.8 GHZ 0.8627 142.62 2.11 34.06 0.0316 -18.65 0.6740 144.03
3.9 GHZ 0.8617 141.15 2.07 32.29 0.0319 -19.47 0.6722 142.75
4.0 GHz 0.8606 139.66 2.04 30.50 0.0322 -20.31 0.6703 141.46
4.1 GHZ 0.8595 138.16 2.00 28.71 0.0325 -21.16 0.6683 140.14
4.2 GHZ 0.8584 136.63 1.97 26.90 0.0328 -22.03 0.6663 138.81
4.3  GHZ 0.8573 135.09 1.94 25.07 0.0331 -22.92 0.6643 137.46
4 .4  GHZ 0.8562 133.53 1.91 23.23 0.0334 -23.82 0.6622 136.09
4.5 GHz 0.8550 131.95 1.88 21.38 0.0338 -24.75 0.6600 134.69
Product Dim ensions CG H40010F (Package Type — 4 4 0 1 6 6 )
notes*
l^DWCNllONING *4 0 TOLUANICIMG PCR ANSI fl< i9N, 
St CONTROLLING WMCNS1C *  INCH.
a. ALL Pl AIED SLUT ACTS ARC Hl/AU
DIM
INCHES MILLIMETERS
MIN MAX MIN MAX
A 0 .1 5 5 0 .1 6 5 3 .94 4.19
B 0 .0 0 4 0 .0 0 6 0 .1 0 0 .1 5
C 0 .1 1 5 0 .1 3 5 2.92 3 .4 3
D 0 .0 5 7 0.0 6 7 1.45 1.70
E 0 .1 9 5 0.2 0 5 4.95 5.21
F 0 .0 4 5 0.0 5 5 1.14 1.40
C 0 .5 4 5 0 .5 5 5 13.84 14.09
M 0 .2 8 0 0 .3 6 0 7.87 8 .3 8
J *  .1 0 0 2 .5 4
K 0 .3 7 5 9 .5 3
PIN L GATE 
PIN 2  DRAIN 
PIN 3 SOURCE
Product D im ensions C G H 40010P  (Package Type — 4 4 0 1 9 6 )
motes*
DIMENSIONING AND TOLIRANICIMG PER ANSI TM 5H,
2 CCN‘"ROLLING aaCHSIO* INCH
' EXTEND i MAXIMUM OF OJBgr
y  ALL PLATED SURFACES ARE NI/AU
INCHES m il l im e t e r s
DIM MIN MAX MIN MAX
A • T . ‘ 0 165 3 9 4 4 .19
B 0 .0 0 3 0 .0 0 6 0 .1 0 0 .15
c 0 .1 1 5 0 .1 3 5 2 .92 3.17
0 0 .0 5 7 0  0 67 1.45 1.70
E 0 .1 9 5 0 .2 0 5 4 .95 5.21
F 0 .0 4 5 0.055 1.14 1.40
C 0 .1 9 5 0 .2 0 5 4 .95 5.21
H 0 .2 8 0 0 .3 8 0 7.112 9 .1 1 4
PIN I. GATE 
PIN 2. DRAIN 
PIN 3. SOURCE
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Appendix A2. TRL calibration notes.
Design and use of TRL calibration standards for RF power 
transistor characterisation.
-  Appendices A2 -
Design and use of TRL calibration standards for RF power 
transistor characterisation.
A device fixture was developed with the intention of physically 
accommodating the packaged GaN HEMT device - used throughout this 
work - whilst maintaining a broadband 500 passive impedance 
environment at the device terminals. In order to enable a measurement 
reference plane to be defined at the input and output interfaces of the 
device package, a calibration routine is required that will remove the 
magnitude and phase effects of the fixture lines and connectors. This 
requires three TRL (thru-reflect-line) calibration standards to be made to 
very specific requirements: a shorted ‘reflect’ standard of physical phase 
length the same as that of one half of the device fixture; a ‘thru’ standard, 
equal to the phase length of the two fixture halves placed end-to-end; 
and a ‘line’ standard of a specified phase length (on top of the phase 
length of the thru standard) between 20 and 160P across the 
measurement frequency range required.
Fig. A2.1 shows the set of calibration standards made, along with the 
fixture to which the standards refer. Each standard and half of the fixture 
has its own set of SMA connectors which, for the purpose of the 
calibration, are assumed (but with due caution) to be identical.
Thru
Reflect Une
Fig. A2.1. Device fixture (left) and TRL calibration standards for use in measuring
the DUT (CGH40010F)
A thermoset microwave laminate from Rogers’ TMM® range was 
selected which, when designing a 50Q impedance transmission line, 
resulted in a line width of similar dimensions to that of the DUT tab. This 
would minimise the effect of any impedance mismatch between 
interfaces allowing for a clearer definition of the transitional planes. Fig. 
A2.2 shows a screen shot of the ADS ‘LineCalc’ tool which was used in 
the design of the dimensions of the microstrip transmission line width, 
and line-standard length.
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Fig. A2.2. Using ADS ‘LineCalc’ to design the fixture and calibration standard 
microstrip lines on Rogers TM M ®  microwave laminate.
With the standards complete, and by measuring each of the calibration 
standards in turn to perform the TRL calibration, there is enough 
information for the measurement system utilised in this research to 
generate a set of error coefficients which will define the input and output 
halves of the fixture in which the DUT will sit, and thus provide a 
measurement reference plane at the device package interface.
Appendix A3. Device stability analysis procedures
directly from waveform-measurement- 
based S-parameter capture.
The importance of a prior device stabiiity analysis.
- Appendices A3 -
T h e  Im p o r ta n c e  o f  a  P r io r  D e v ic e  S ta b i l i ty  A n a ly s is
Device stability analysis is a considerable part of the device 
characterisation process. Since high gain GaN devices are being 
investigated in this research, problems with oscillations can, and have, 
occurred with every device utilised. As a result it was imperative that a 
means of finding the root cause of any oscillation, as well as investigating 
how to eliminate them, was carried out prior to any amplifier designs.
By measuring S-parameters for a device at the bias conditions intended 
for use, simulations could be performed on the device S-parameter 
model in ADS. This way any stability issues could be highlighted and 
possible solutions implemented. In the example here the DUT bias point 
is set to Vds=28V and ldSq=225mA and full two-port S-parameter 
measurements between 0.5 and 6GHz (step size 0.05GHz) were taken 
using a small-signal RF input. The data obtained was then used to 
model the devices small signal behaviour and look at stability across the 
0.5 to 6GHz frequency range. The simulation schematic is shown in 
Fig. A3.1
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Fig. A3.1. ADS schematic used to simulate the DUT and look at stability.
Results of the stability analysis on the DUT show that stability becomes 
an issue for this device when operating at just below 2GHz. This is 
indicated in the plot of the stability ‘K’-factor in Fig. A3.2, where it drops 
below 1 at approximately 1.8 GHz.
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Fig. A3.2. Plot showing 2-port S-parameters (left) and plot of the K- and B-factors 
(right) across 0.5 to 6GHz for the DUT.
Having found this result, the DUT S-parameter model was looked at for 
different frequencies (0.7, 1.0 and 2.1GHz) and in particular the 
encroachment of the source and load stability circles onto the Smith 
chart. This is shown in Fig. A3.3.
Zopt @  2.1GHz
Fig. A3.3. Smith Chart showing encroachment of source (blue) and load (red) 
stability circles as a function of frequency; 2.1GHz (left), 1GHz (centre), 0.7GHz
(right).
It can be seen that the stability circles have covered a large proportion 
of the Smith Chart at 0.7GHz. Since the optimum load at 0.7GHz will 
have moved from the position of that at 2 .1GHz, it may well be that the
optimum load at 0.7GHz lies within an unstable region of the Smith Chart.
Overall the simulations provide an indication and means of guidance as 
to possible stability issues that may arise. Using this information it 
enabled subsequent large-signal device characterisation to be carried out 
whilst ensuring no unstable load was inadvertently presented to the 
device. However it also acts as a means of initiating unconditional device 
stabilisation through linear circuit design.
In this example, a series-input resistance placed in the RF path of the 
device (see Fig. A3.1) was added to the S-parameter simulation and its 
value varied in order to look at the effect on the placement of the stability 
circles. From this simulation it was found that a 150 resistance was 
sufficient to keep the stability circles outside of the unity Smith Chart 
between 0.5 and 6GHz, with the inherent downside of a 1.6dB reduction 
in device small-signal gain (S21). The traces of the K- and B-factors for 
this stabilised case are shown in Fig. A3.4.
K-factor
B-factor
freq, GHz
Fig. A3.4. Plot of K-factor & B-factor after stabilising.
In another example, feedback and input stabilisation methods were 
investigated enabling each method’s design suitability to be compared.
Fig. A3.5 shows the schematic views of two stabilising techniques. The
series resistor in parallel with a capacitor was chosen for implementation 
in the design since this arrangement (once optimised) had the greater 
effect on ensuring unconditional stability whilst having the least effect on 
the device gain around the intended band of operation.
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Fig. A3.5. Series-input stabilising (left) and feedback stabilisation (right).
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Fig. A3.6. Smith Chart shows unconditional stability with series input
stabilisation.
Appendix A4. Implementation of de-embedding 
networks in CAD.
De-embedding the device output parasitics, and estimation of 
package-plane loading requirements for theoretical PA designs.
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De-embedding the device output parasitics, and estimation of 
package-plane loading requirements for theoretical PA designs
The objective of modelling the output parasitic elements of a packaged 
RF transistor is to ultimately enable a means of negating the effect of 
these parasitics and thus derive a reference plane as close as possible to 
the ‘ideal current-generator’ of the real device. As well as this, the 
‘negative version’ of the parasitic model enables the transformation of the 
ideal or ‘textbook’ loading requirements - defined for specific PA modes 
of operation - backwards from the current-generator plane to the more- 
easy-to-calibrate DUT-package reference plane.
Taking the example of the class-F ' 1 mode investigated in this thesis, a 
simple S-parameter simulation can be performed which, for example, can 
quickly predict - prior to any load-pull investigation - the reflection 
coefficients required at the DUT package-plane for an ‘open’ termination 
at 2f0 and a ‘short’ termination at 3f0 at the current generator plane 
respectively.
Fig. A4.1 shows the parasitic model determined for the DUT (CREE’s 
CGH40010F), modelled intrinsically (e.g. output capacitance CdS) and 
also extrinsically (e.g. bonding wires). By introducing an open circuit at 
port-1 of the negated version (i.e. all element values are “-v e ”) of this 
parasitic model, and analysing the impedance with a 500 reference 
terminal from port-2 , the ‘seen impedance’ from the package-plane is 
thus the required reflection coefficient to establish the second harmonic 
open termination. The same procedure can be carried out for 
determining the package-plane impedance needed to facilitate the short 
termination at the third harmonic.
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Fig. A4.1: Approximated device parasitic model for CGH40010F.
The simulation provided the load impedances which would become the 
starting points for the first iteration of the harmonic loading during the 
load-pull investigation. This intermediate step eliminates the requirement 
for more extensive sweeps of the second and third harmonic impedances 
during the load-pull phase of the design process, dramatically speeding 
up the design procedure as a whole.
Appendix A5. ADS Line Calc, example.
Determining the dimensions for specified characteristic 
impedances and eiectricai lengths of microstrip transmission 
lines.
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D e te rm in in g  th e  d im e n s io n s  fo r  s p e c i f ie d  c h a r a c te r is t ic  
im p e d a n c e s  a n d  e le c t r ic a l le n g th s  o f  m ic r o s t r ip  t r a n s m is s io n  
l in e s
Line Calc, is a tool for microstrip transmission-line-based matching 
network design. Implementing a user-defined microstrip substrate 
(denoted as “MSUB” in the ‘ID’ block in Fig. A5.1), the tool enables the 
frequency-dependant synthesis or analysis of a physical microstrip line or 
width, W, and length, L.
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Fig. A5.1. ADS LineCalc. tool macro screenshot, and process of synthesising a 
quarter-wavelength microstrip transmission line.
One use of this tool was to determine the required physical length of a 
microstrip transmission line to synthesise a quarter-wavelength stub as 
part of the harmonic-matching design of the Class-F ' 1 matching network. 
In this case under the ‘Electrical’ block in Fig. A5.1, the characteristic 
impedance, ‘Z0’, is entered as “50Ohms”, whilst the effective electrical 
length, ‘E_Eff’, is entered as “90degs”. By running ‘Synthesise’ the 
LineCalc. tool calculates the required physical length of microstrip line - 
on the user-defined substrate - that will facilitate the quarter wavelength 
required in the matching design.
Appendix A6. Final PA schematics, circuit layouts and
components (inverse class-F).
0.9GHz and 2.1GHz Inverse class-F RFPAs.
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Appendix A7. Final PA schematics, circuit layouts and
components (class-J).
Broadband class-J RFPA (v1 and v2).
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Broadband Class-J (v1)
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Abstract — An active load-pull based investigation was 
conducted on a 10W gallium nitride (GaN) HEMT at a 
range of frequencies. It was found that a minimum 
efficiency of 40% was obtained over a broad bandwidth with 
a constant output power of 10W with the device in a class- 
AB mode. In a high efficiency, narrow-band mode very high 
efficiency performance has been achieved at 0.9GHz 
delivering 12W fundamental output power at 81% PAE. 
Benefits in terms of the versatility of GaN have been 
demonstrated.
Overview
The wide-band gap GaN HEMT device used in this 
study allows for large rail voltages to become feasible, 
hence allowing for power amplifiers in a high efficiency 
inverse class-F mode can be realised. The high output 
voltage swing is key to the high power and high 
efficiencies achievable in this mode of operation, can 
often be difficult to realise with many current device 
technologies (e.g. LDMOS, GaAs) due to the limitations 
induced by device breakdown voltages.
With very high broadband gain also a key characteristic 
of this device technology, enabling high power and good 
power added efficiency (PAE) to be obtained across a 
wide bandwidth in a class-A to AB mode.
In this study a 10W GaN HEMT was used. Waveform 
measurements have been carried out at fundamental 
frequencies of 0.9, 2.1, 3.2 and 4.0GHz using the active 
load-pull waveform measurement system developed at 
Cardiff University [1]. Fundamental load-pull sweeps 
have been conducted allowing a trace of the optimum 
fundamental load for maximum P ldB  output power to be 
made, with the device in a class-AB bias. To obtain the 
high efficiency inverse class-F mode, active three- 
harmonic load pull was implemented along with package 
de-embedding techniques [2].
Wide bandwidth optimisation
Following an analysis of the device stability from S- 
parameter measurements fundamental active load-pull 
waveform measurements were performed. A bias point of 
Vds=28V and Idsq=850mA was selected. Active 
fundamental load-pull was implemented to obtain an 
optimum output reflection coefficient for maximised 
PldB  output power. Waveform measurements were 
conducted at 0.9. 2.1, 3.2 and 4.0GHz which enabled a 
trace of the optimum package-plane load impedance, for 
maximised P ldB  output power, to be made on the Smith 
Chart. In doing this analysis was made into the 
complexity of broadband matching to obtain the 
optimised device performance in a possible prototype 
design. Gain and drain efficiency were also measured 
across the wide bandwidth with 12.5dB gain measured at 
4.0GHz and efficiency, at approximately ldB  gain
compression, o f more than 40% measured at each 
frequency, as shown in Table-I.
Maximum  Values /  (Corresponding Load Impedance Si)
Freq.
GHz
P«u. (PldB) 
dBm
Cin.opl
Mag./Phase
Tout.opt 
Mag./Phase
G ldB
dB
diirain
(P ld B )%
0.9 40.4
(29.0+jl2.6)
0.94 /  -163 0.31 /141 26.4 47.3
2.1 40.1
(17.9+j7.1)
0.92 /  172 0.48 /1 6 0 18.8 43.2
3.2 40.2
(17.5+j4.3)
0 .9 0 /1 54 0.49 /1 6 8 14.9 43.6
4.0 40.0
(17.2-j0.7)
0 .8 7 /1 43 0.49 /  -178 12.5 40.0
Table-I: Summary o f device performance with frequency
Narrowband harmonic optimisation
A  procedure developed for optimising class-F operation 
for on-wafer devices in [3] has been adapted in the 
development of an inverse class-F design procedure for 
optimising efficiency of packaged high power devices. 
The implemented de-embedding process [2] allows for 
analysis and engineering of the RF waveforms that exist 
at the device current-generator plane (Igen -plane) and is 
essential for enabling RF waveform  engineering as it 
allows for correlation between the measured dynamic 
I-Vs and the device DCIV plane, which defines the 
boundaries of the device performance. In reality this ideal 
performance is com prom ised by DC offsets, and the 
ability to generate perfect harmonic terminations required.
A systematic methodology using high-power waveform 
measurements and device package de-embedding is used 
to achieve optimised efficiencies in a practical inverse 
class-F am plifier design. Very high efficiencies obtained 
in this study are achieved at a high extent o f gain 
compression. However, PAE is also very good due to the 
high gain of this GaN device. The maximum efficiency 
achieved was 81.5% , at a gain compression of 4.5dB and 
40.9dBm  fundamental output power.
Conclusions
Using w aveform  measurements combined with active 
load-pull, this study implements two modes of operation 
in which a GaN HEM T provides narrowband very high 
efficiency operation, and efficient broadband 
performance.
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ABSTRACT
In this paper a time domain waveform measurement system with active harmonic load-pull has been used to enhance the 
design cycle o f RF power amplifiers (PAs). Wave-shaping (waveform engineering) techniques using C ard iff University’s 
high power waveform measurement system have yielded optimum device conditions enabling a rapid PA realisation with 
a first-pass success. The resulting inverse class-F design, based on a 10W GaN H EM T device, is operating at 0.9GHz, 
and achieving 81.5% drain efficiency in both the load-pull emulated state and also in the directly realised PA. The value 
o f measured waveforms, and the ability to engineer optimum waveforms to a specific am plifier mode, is demonstrated in  
this study.
Keywords: Active Load-pull, High Efficiency, Power Amplifiers.
1. INTRODUCTION
In mobile military applications, both airborne and ground based, there has been a significant demand for smaller, lighter 
weight and improved energy efficiency in all areas of communication and EMC systems. In this application space the 
RF power amplifier in the transmit module often dominates the system energy consumption. As a result, designing 
higher efficiency RF PAs can yield enormous benefits to system power requirements as well as reduced size of heat 
dissipation apparatus. Improved efficiency will also increase the lifetime durability o f components. Alternatively, the 
increased efficiency can be used to create headroom for larger RF output powers to be achieved, boosting operating 
range and capabilities.
In the majority of RF transmitters the PA usually operates below a 50% conversion o f DC to RF energy [1]. The system 
total efficiency will be further reduced by dealing with the DC energy not converted to RF energy, but dissipated as heat. 
This situation persists despite the large number of known PA architectures [2] [3] capable of significantly higher average 
efficiencies. However, these enhanced PA modes of operation rely on an intricate interaction between the fundamental 
output power and harmonic loading making their design challenging as no design solutions currently exist that allow for 
this fully.
There is a direct need for device waveforms in order to establish procedures for designing and analysing complex PA 
modes. This therefore includes the need for multi-harmonic and broadband measurement capability in order to look at 
device interaction through the use of dynamic load-lines.
This paper utilises a novel design approach, based on a large-signal measurement system capable of measuring RF 
current and voltage waveforms above 40GHz, enabling the accurate determination o f the nonlinear device performance 
for the present drive, bias, fundamental and harmonic impedance environment. For straightforward harmonic impedance 
control the waveform measurement capability is combined with a multi-harmonic active load-pull setup allowing 
engineering of the current and voltage waveforms at the terminals o f the active device. This novel approach to high 
frequency circuit design can be used to rapidly emulate circuit environments, using the real device directly in the design 
cycle. The result of this direct design capability is enhanced performance, especially when using cutting edge transistor 
technologies whose CAD modeling support is often unavailable or less advanced.
Previous work has demonstrated the capability of the measurement system for boosting the efficiency of RF PAs, which 
has been shown by the authors to achieve efficiencies greater than 80% [4]. To achieve such increases in efficiency, 
selecting the optimum bias point and load impedance conditions are key in maximising efficient performance. Processes
have been developed to pin-point such conditions using the waveform measurement system  at Cardiff University [4][5], 
however, no designs that are directly based on these measurements have been realised so far.
For the first time, this paper presents results from a realised PA that has directly utilised the tim e-dom ain data, captured 
from high power waveform measurements during design emulation.
1.1 Time Domain Measurement System
The waveform measurement system (shown in Fig. 1) operates using a Tektronics DSA sampling oscilloscope, which 
allows input and output voltage waveforms to be sampled. A sweeper at the source provides input power at the 
fundamental frequency whilst a multi-harmonic active load-pull system is used to present the device under test with a 
range of RF load impedances.
RF probes can be used to allow on-wafer measurements. However the capability o f characterising high pow er packaged 
devices, combined with accurate parasitic de-embedding, also exists enabling waveform engineering design techniques 
to be used at high power levels (above 100W). The whole system is computer controlled. This waveform measurement 
system lends itself well to high efficiency design procedures which have been implemented to facilitate very high 
efficiency device performance [6].
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Fig. 1. Time-domain waveform measurement system schematic shown with three-harmonic active load-pull capability.
The system configuration that was used in this study integrated high power waveform  m easurement capability with fully 
computer-controlled three-harmonic active load-pull. Fundamental frequency o f operation is at 0.9GHz. Load-pull and 
power sweeps could be conducted, together with bias voltage sweeps in order to obtain optimum three-harmonic-tuned 
inverse class-F device operation.
1.2 High efficiency operating modes
High efficiency PA modes such as class-F, inverse class-F or Doherty achieve high efficiency performance by wave- 
shaping the output current and voltage waveforms. All o f these modes have attracted attention due to their ability to 
deliver high RF output power and efficiencies [1]. In the case o f the ideal class-F, a half-rectified output current 
waveform and a square-wave output voltage waveform must be engineered. In the inverse case the output current and 
voltage wave shapes are opposite. In both cases high power and high efficiency are achieved by minimising overlap 
between the current and voltage waveforms and thus reducing dissipated energy [5].
Since for the inverse class-F mode the voltage waveform is engineered to be half rectified, the maximum incurred 
fundamental output voltage ( V m a x . )  can be obtained from Eq. 1, given a known DC drain bias voltage ( V d c )  and voltage
O ffs e t (Vknee).
VnK.-*-(VDc-V ta„) (1)
Working at a 28V DC drain voltage bias level, and using Eq. 1, it can be quickly seen that large voltage swing maxima 
can be associated with inverse class-F operation with high power devices. This is key to the high power and high 
efficiencies achievable in this mode of operation, but can often be difficult to realise with current device technologies 
such as LDMOS due device breakdown voltage limits. Only with advancements in wide band-gap semiconductor 
technologies, like the GaN HEMT used in this study, can high efficiency and high power (through high RF voltage 
swings) become feasible.
The inverse class-F wave shaping is achieved in circuit realisations by presenting appropriate harmonic terminations and 
selecting an appropriate bias condition. However, in standard design approaches where reliable waveform data is 
unavailable, it becomes extremely difficult to design with a p rio r i knowledge of where the optimum bias point and 
circuit terminations exist to correctly engineer for high efficiency.
The high-power waveform measurement capability combined with active load-pull makes shaping or engineering of the 
current and voltage waveforms possible, up to very high frequencies. This allows for optimum bias and circuit 
terminations to be rapidly and precisely located. This provides reliable data for successful implementations to be 
designed.
1.3 GaN transistor technology
The design approach is demonstrated for a 10W GaN HEMT. These are next generation wide band-gap transistor 
devices that can potentially operate in X-band and can tolerate extremely high electric fields compared to previous solid 
state technologies [7]. This capability allows for increased operating rail voltages to be used which in turn allow much 
higher peak RF output voltage swings. The increased voltage swing allows for improved power and efficiency 
performance. Additionally GaN HEMTs have excellent thermal properties, yielding further system advantages in terms 
of reduced cooling requirements. These characteristics are highly advantageous when designing for high efficiency and 
therefore GaN HEMTs are an ideal device technology for high efficiency PA applications.
2. HIGH EFFICIENCY DESIGN RESU LTS
Using three-harmonic load-pull to isolate optimum load reflection coefficients, in terms o f efficiency and output power, 
combined with other processes used in [4], 80%+ device drain efficiencies have been measured for an emulated inverse 
class-F design. A power sweep recorded on the measurement system in this condition is shown in Fig.2a, while the 
captured output current and voltage waveforms at the device-optimum efficient power level are displayed in Fig.2b.
Following device performance optimisation, measurement data such as input and output reflection coefficients, and bias- 
dependant s-parameter data can then be transported into a CAD environment. Once the data is in an appropriate CAD 
package, input and output network designs can be modeled to replicate the optimum device impedance environment 
found following waveform engineering. Fig. 3 shows a PA that has been realised successfully reproducing the same 
high efficiency and high power performance measured during the waveform engineering design stage.
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Fig. 2. (a) Inverse class-F power sweep, (b) Measured 81.5% efficient RF current (red) and voltage waveforms at peak efficiency.
Fig. 3. Realised highly efficient inverse class-F PA from captured waveform data.
Table I summarises the performance measures of the emulated inverse class-F operation following the waveform 
engineering design process, as well as the measured PA performance following realisation o f input and output matching 
networks directly from captured waveform data. Comparative device performance for both cases can be made by 
removing the effect of the 0.3dB of loss associated with the realised microstrip output matching network.
Performance Measures Device Measurements Realised PA
PldB Output Power 38.6 dBm 38.1 dBm (38.4dBm at the dev.)
P3dB Output Power 40.6 dBm 40.4 dBm (40.7dBm at the dev.)
Max. Avail. Gain at PldB 25.6 dB 24.2 dB (24.5dB at the dev.)
Drain Efficiency at P3dB 79.8 % 76.7 % (82.2% at the dev.)
Table I. Comparative measures between the emulated inverse class-F PA design and the realised high efficiency PA.
3. DISCUSSION
The design approach has generated high efficiency performance, but not the 100% efficiency predicted for ideal 
operation. The reduced efficiency is primarily due to three factors, the limited bandwidth of the output matching circuit, 
losses in the matching circuit and non-idealities of the active device. Device non-idealities bring about DC offsets, 
which, combined with the lossy nature of real world circuits and ability to generate the ideal harmonic impedance 
terminations, give rise to maximum efficiency limitations. Given these limitations, efficiency values greater than 80% 
represent results in close alignment to the predicted achievable efficiency for this transistor technology.
4. CO NCLUSIONS
A time domain waveform measurement system with active harmonic load-pull has been used to locate optimum 
operating conditions, such as those for a highly efficient inverse class-F mode o f operation in a GaN HEMT device. It 
has also been demonstrated that these operating conditions have also been replicated in a realised circuit, resulting in a 
power amplifier which produces more than 10W of output power at 81% drain efficiency. The approach has 
demonstrated the value of measured waveforms and the ability o f engineering these waveforms in optimising complex 
PA designs.
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Abstract — This paper investigates the development of an 
inverse class-F design procedure for obtaining very high 
efficiency performance at high power levels. RF waveform 
engineering was used to obtain high efficiency inverse class-F 
waveforms at the device current-generator plane. Drain 
efficiencies above 81% have been achieved at 0.9 and 2.1GHz 
for a wide band-gap gallium nitride (GaN) HEMT transistor 
and 12W fundamental output power. Investigations into 
improvements in drain efficiency through increases in drain 
bias voltage have yielded drain efficiencies of up to 84% at 
2.1GHz. To the author’s knowledge, the efficiencies presented 
in this study are the highest published, measured efficiencies of 
a high power GaN HEMT at these frequencies.
Index Terms — MODFETs, power amplifiers.
I. In t r o d u c t io n
High power, high efficiency amplifiers are of great 
importance in the current climate of energy conservation 
which demands high efficiency communication systems. A 
previous inverse class-F design study has shown that higher 
theoretical efficiencies can be obtained compared to class-F 
amplifiers when considering ‘on-resistance’ effects [1]. The 
large voltage swing associated with inverse class-F 
operation, that is key to the high power and high efficiencies 
achievable in this mode of operation, can often be difficult 
to realise with many current device technologies (e.g. 
LDMOS, GaAs) due to the limitations induced by device 
breakdown voltages.
However, with advancements in wide band-gap 
semiconductor technologies (GaN, SiC), large rail voltages 
become feasible, hence allowing for power amplifiers with 
very high efficiency performance to be realised. For the 
case of the device output power being held constant, an 
additional advantage arises in that the maximum drain 
current swing can be reduced to minimise any knee-walkout 
effect [2-3].
In this study a 10W GaN HEMT was used. 
Measurements were carried out at two fundamental 
frequencies of 0.9GHz and 2.1GHz (two of the major 
communication frequencies) using the active harmonic 
load-pull waveform measurement system developed at 
Cardiff University [4]. A procedure developed for 
optimising class-F operation for on-wafer devices in [5] has 
been adapted in the development of an inverse class-F 
design procedure for optimising efficiency of packaged high 
power devices. The implemented de-embedding process [6]
allows for analysis and engineering of the RF waveforms 
that exist at the device current-generator plane (Igen -plane).
II. P a c k a g e  P a r a s it ic  M o d e lin g  &  D e-em b edd in g
Generating an equivalent circuit model for the parasitic 
effects of the device package allows predictions for the 
required open and short terminations at the package-plane to 
be made. The utilised TRL calibration generates a 
measurement reference-plane at the device package and not, 
as is the case for on-wafer measurements, close to the 
device Igen -plane. Thus, the approximated package network 
provides a means of predicting and analysing operation at 
the Igen.-plane during the design process. This process is 
essential for enabling RF waveform engineering as it allows 
for correlation between the measured dynamic I-Vs and the 
device DCIV plane, which defines the boundaries of the 
device performance.
The complex loads at the package-plane can be calculated 
from ideal load values through S-parameter simulations of 
the parasitic model. Table-I presents the reflection 
coefficients required, at both the current generator and 
package reference planes, to establish inverse class-F 
operation, whilst operating at a drain voltage of 28V at
0.9GHz and also for 2.1GHz.
Table-I. Inverse class-F terminations at current generator & package 
planes for 28V drain voltage at 0.9GHz and 2.1GHz.
III. G a N  HEMT in  In v e rs e  C la s s -F  M o d e
A. Inverse Class-F Theoretical Efficiencies
The ideal inverse class-F output waveforms of half-wave 
rectified voltage and square current represent a perfectly 
functioning, 100% efficient inverse class-F amplifier. In 
reality this ideal performance is compromised by DC 
offsets, as well as the ability to generate the perfect 
harmonic terminations required. Assuming terminations up 
to the fifth harmonic in the current waveform (through 
hitting the current boundary conditions), and up to the 
second harmonic in the voltage waveform (through active
Frequency Igen.-Plane Package- 
P lane 0.9GHz
Package- 
P lane 2.1GHz
fo 0.13 Z 0 ° 0.26 Z  82° 0.47 Z  126°
2/0 1 Z 0 ° 1 Z 9 9 ° 1 Z  169°
3/o 1Z 180° 1 Z -145° 1 Z  -72°
I
harmonic load pull waveform engineering), a bandwidth 
limitation factor is applicable to the ideal drain efficiency 
[1,7]. Using the equation for drain efficiency Oldrain) in [1], 
the theoretical efficiency for a three-harmonically controlled 
inverse class-F amplifier design with offset, V ^e. becomes 
that shown in Eq. 2.
’ Im ia g t ■ =  1.000 x  0.854 =  0.854 (1)
1 m .  = 1 0 0 x  Voc ~ V* "  x  0.854 (2)
V DC
B. In itia l gate bias sweeps at 0.9GHz
Processes implemented in [5] for obtaining highly 
efficient class-F designs were adapted in order to begin 
developing a procedure for obtaining an optimised inverse 
elass-F design. This included a sweep of gate bias voltage 
to identify an optimum bias point which was conducted with 
the necessary fundamental and harmonic terminations, as 
stated in Table-I, in place. The drive level during the sweep 
\vas such that output compression was approximately -3dB.
Once package-plane measurements were obtained the 
equivalent circuit model for the output parasitics and device 
package was utilised to de-embed to, and reveal, the Igen- 
jlane current and voltage waveforms [6]. It was then 
jossible to select a gate voltage which would allow a 
squared output current and half-rectified output voltage 
vaveform to be obtained. To achieve this, both the ratio of 
he second harmonic voltage to the fundamental voltage, 
ind the ratio of the third harmonic current to the 
undamental current, was selected in accordance with 
nverse class-F theory. Due to the limited number of 
larmonic terminations employed, the optimum harmonic 
:urrent and voltage ratios required were less than those for 
he ideal design; approximately 0.18 and 0.29 respectively.
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Fig. 1. Gate sweep at 28V  drain voltage bias condition at 0.9GHz.
Tradeoffs between both of these ratios were necessary as 
le required voltage and current ratios did not occur at the 
ame point in the gate voltage sweep. Therefore, at 
.9GHz, the final gate bias of -1.85V was selected at the 
fficiency peak, as shown in Fig. 1.
C. Optimisation o f load impedances and results at 0.9GHz
Following the selection of the gate bias, the predicted 
load impedances in Table-I were optimised. In a first step 
the fundamental load impedance at the Igen-plane was swept 
between 60Q and 70Q. Once the optimum for the 
fundamental impedance was determined the phase of the 
second harmonic was swept by ±10° of the figure in Table-I 
to compensate for any small errors in the approximated 
package model. The same sweep was then applied to the 
third harmonic phase. The resulting optimised impedance 
values at the Igen-plane are given in Table-II.
Frequency Ieen.-Flane Package-Plane
/o 0.14 Z 0 ° 0.27 Z  86°
2/o 1 Z -6 ° 1 Z  91°
3/o 1 Z  -174° 1Z -142°
Table-U. Optimum terminations fo r  Vds-28V at 0.9GHz.
A power sweep was conducted with the optimised gate 
bias, fundamental load and harmonic impedances. The 
results at 0.9GHz are shown in Fig. 2. The maximum 
efficiency achieved was 81.5%, at a gain compression of 
4.5dB and 40.9dBm fundamental output power.
All waveforms measured were imported into Agilent’s 
ADS simulation environment and, were de-embedded to the 
current generator plane using the previously discussed 
package parasitic model. Fig. 3 shows the de-embedded 
output current and voltage waveforms obtained at the drive 
level delivering maximum efficiency of 81.5%. Fig. 4 
shows the comparison between the package-plane and de- 
embedded Igen.-plane RF load lines.
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Fig. 3. Measured 81.5% efficient R F waveforms, de-embedded to the 
Igen .-plane at Vds=28V and 0.9GHz.
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Fig. 2. Power sweep at 28Vdra in  voltage bias condition at 0.9GHz.
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Fig. 4. Measured package-plane RF load-line (solid) and de- 
nbedded RF load-line (dotted) at Vds=28V, 81.5% efficiency.
In conclusion, the waveforms in Figs. 3 and 4 not only 
low that high efficiency inverse class-F operation has been 
:hieved at 0.9GHz, but also that the package model has 
sen verified as accurate at least up to 2.7GHz through de- 
ubedding of the waveforms to the Igen -plane.
IV . Design T o w a rd s  H ig h  E ffic ie n c y  a t  2.1G H z
. Inverse class-F scaled to 2.1GHz at 28V
With the successful waveform optimisation for inverse 
ass-F at 0.9GHz completed, performance scalability to 
igher frequencies was investigated. For this purpose the 
ite bias sweep was repeated at 2.1GHz, this time 
slivering an optimum of Vgs=-2.5V.
However, by applying the predicted load impedances in 
able-I for 2.1GHz, and performing a power sweep, it was 
>und that a disappointing 69.3% drain efficiency was 
itained with 40.9dBm fundamental output power at 28V 
ain voltage. To gain a further optimised performance, the 
lases of the harmonic loads were now swept across a 
ider range of angle than the previous ±10°, with the aim of 
itaining an optimum efficient mode of operation, 
allowing the optimisation of the harmonic impedances a 
gh density sweep of the fundamental load was conducted 
suiting in an optimised Igen-plane load with a more 
ibstantial complex offset. The final optimised package- 
ane and de-embedded harmonic loads are listed in Table- 
I for a drain voltage bias condition of 28V. Utilising these 
dues a power sweep with a 28V drain voltage was 
mducted, with the results display in Fig. 5 indicating a 
aximum drain efficiency of 82.3%.
Inverse class-F scaled up to Vds o f 40V
The high voltage breakdown nature of the wide band-gap 
aN device technology proves ideal in securing the very 
gh voltage swings required for high power inverse class-F 
>eration. This combined with the very low knee voltage, 
herent with this GaN HEMT device technology, offers the 
>ssibility of reaching very high levels of drain efficiency 
hilst operating at these high power levels.
With the design procedure scaled to 2.1GHz an 
vestigation was made on its scalability towards higher
drain bias voltages. For this purpose the drain bias voltage 
was increased above 28V to 35 and 40V, respectively.
The same GaN HEMT device was used with output 
power and compression kept approximately constant for 
each of the DC drain voltage levels. As DC drain voltage 
was increased, an appropriate reduction o f the output 
current swing as a result of the increased voltage swing was 
therefore required. During the scaling o f the drain voltage 
the same gate bias o f Vgs=-2.5V and harmonic load 
impedances, according to Table-Ill, were maintained.
The obtained results at a 35V drain voltage bias condition 
saw the drain efficiency improve up to 82.8% whilst with a 
40V bias condition 84.0% drain efficiency was measured.
Frequency Ipen.-Plane Package-Plane
/o 0.14 Z  39° 0.52 Z  129°
2/o 1 Z  -75° 1 Z  129°
3/o N i o o 1Z -69°
Table-Ill. Optimum terminations for Vds=28V at 2.1GHz.
:fficiency
 1----- 1----- 1-----1----- 1-----1----- 1-----1--
12 14 16 18 20 22 24 26
Pin / dBm
Fig. 5. Power sweep at 28Vdrain voltage bias condition at 2.1GHz
V. W a v e fo rm s  &  P e r fo rm a n c e  A n a ly s is
Fig. 6 shows the de-embedded output current and voltage 
waveforms present at the Igen-plane at maximum drain 
efficiency of 82.3% at Vds=28V. As can be seen, with 
decreasing current swing the de-embedded current and 
voltage waveforms were beginning to extend beyond the 
defined DCIV boundaries of the device. This was due to 
the inaccuracies in the package model becoming more 
apparent at the higher harmonic operating frequencies, as 
well as the increased effects from the weakly non-linear 
output capacitance. Nevertheless, these de-embedded 
waveforms are still effectively indicating the performance 
of the device at the Igen -plane. As can be seen from Fig. 6, 
the de-embedded voltage waveform maintains the half- 
rectified sinusoid indicative o f inverse class-F. However, 
squaring of the current waveform is also indicated in the de- 
embedded output current waveform, but to a lesser extent. 
The same measurements and analysis were made for the 
35V and 40V drain voltage conditions showing almost ideal 
voltage waveforms, but continuously diverging current 
waveforms away from the ideal.
This can be explained by errors within the de-embedding 
package and parasitic model which become more critical at 
higher frequencies. However, the accuracy of the de- 
embedded waveforms at 0.9GHz does seem to suggest that 
the linear part of the package and parasitic model is 
accurate. It is therefore thought that the distortion in the 
output current is introduced by the slight non-linearity of the 
device output capacitance, Cds, having an increasing effect 
towards higher freqencies. This is supported by the 
observed increase in current distortion as Vds increases.
80 H
6 0 ->
-  0.8
o> 4 0 -
u.cc 0.420- - 0.2
- 0.0
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Fig. 6. De-embedded output RF waveforms for Vds= 28V.
It is also interesting to note that the maximum incurred 
voltages at the Igen -plane did scale very well with increasing 
rail voltages. The maximum incurred output voltages 
(Vmax.) for the 28V, 35V and 40V drain bias conditions are 
82V, 102V and 121V respectively, and very closely 
replicate the theoretical values for inverse class-F obtained 
from Eq. 3 below.
v u  (3)
Fig. 7 shows a comparison between the measured and 
theoretical relationship between the maximum measured RF 
output voltage and the DC drain voltage bias condition. The 
measured relationship shows a good conformance to that 
calculated using Eq. 3. The voltage offset, of approximately 
3V observable at each drain bias voltage, can be accounted 
for by the smaller fundamental-to-second-harmonic voltage 
ratio being implemented due to trade-offs in the gate bias 
voltage chosen. Conclusively, the utilised GaN 
technologies did not indicate any onset of RF breakdown up 
to 121V.
120-
110 —
,  '  '  Measured
S 100 -
9 0 -
30 32 34 36 38 4028
V d s /V
Fig. 7. Measured and theoretical peak output voltage at Igen.-plane,
Furthermore, the very high efficiencies obtained in this 
study are achieved at a high extent of gain compression of 
the device (between 4 to 5dB compression). It is important
to stress, that even under such high state of compression, 
this device continues to operate very efficiently and at gain 
levels of 14dB and above. Consequently, PAE is lower 
only by 0.5 to 3.5% compared to drain efficiency across all 
optimised efficiency conditions detailed in this research. 
The high gain of this GaN device lends itself very well to 
this high efficiency application.
V I .  C o n c l u s io n  &  D is c u s s io n
The procedures described in this paper, to obtain very 
high efficiency performance from a GaN HEMT, show a 
systematic methodology in which maximum achievable 
practical efficiencies o f an inverse class-F amplifier 
topology are obtained and analysed at 0.9GHz. At 2.1GHz 
the uncontrolled measurement system harmonic impedances 
conspire to prevent inverse class-F operation from being 
achieved, and instead another high efficiency mode is 
obtained. This performance was shown and verified 
through the combination of high-power waveform 
measurements and device package de-embedding, whilst 
also analysing how increased DC drain bias voltage can lead 
to further improved record efficiencies, and the output 
voltage scaling as defined in the half rectification of the 
output voltage waveform.
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An Efficient, Linear, Broadband Class-J-Mode PA Realised Using RF 
Waveform Engineering
Peter Wright, J. Lees, P. J. Tasker, J. Benedikt and Steve C. Cripps. 
Cardiff School of Engineering, Cardiff University, Cardiff, UK. 
Email: wrightp@cardiff.ac.uk
Abstract — Results from a fully implemented class-J RFPA 
(RF power amplifier) are presented for the first time, which 
demonstrate this mode’s high efficiency potential across a 
substantial bandwidth. Using a commercially available 10W GaN 
(gallium nitride) HEMT device, and the high power waveform 
measurement and active load-pull capability at Cardiff 
University, class-J operation has demonstrated drain efficiencies 
between 60-70% across a 1.35-2.25GHz (50%) bandwidth whilst 
delivering 10 Watts of power at the 2dB compression point. 
Realisation of the design has confirmed that the optimum 
harmonic load impedances of the class-J amplifier are more 
practically realisable than conventional Class-AB modes, with 
better compromise between power and efficiency tradeoffs over a 
substantial RF bandwidth.
Index Terms — Bandwidth, class-J, high efficiency, power 
amplifiers.
I .  I n t r o d u c t io n
Until recently, PA design for wireless communication has 
been focused on specified RF band widths of 5% or lower, due 
mainly to the very tight spectrum allocations. Future systems, 
including WiMax, 4G and beyond, will likely require larger 
bandwidths, not just due to wider spectral allocations, but the 
base bandwidth of the signals themselves which may well 
extend up to, and ultimately exceed, 100MHz.
To date, other RFPA applications, such as radar and ECM 
have not profited from advances in power and efficiency due 
to their much wider RF bandwidth requirements. Reported 
results on very high efficiency PAs, typically operating above 
75% efficiency, tend to rely heavily upon precise multi­
harmonic impedance terminations at the DUT (device-under- 
test) as well as very high levels of device gain-compression. 
Both of these factors lead to narrowband frequency 
performance limitations (less than 10%) and non-linear 
operation respectively. A newly presented mode of operation - 
class-J [1] - has shown the theoretical potential of obtaining 
linear RFPAs that have the same efficiency and linearity as 
conventional Class-AB designs but do not require a band- 
limiting harmonic short.
The high power measurement and characterisation capability 
at Cardiff University [2] has, for the first time, been utilised in 
the development of a broadband PA design methodology. 
Coupled with the theoretical backing for class-J in [1], 
significant investigations into the realisable performance of the
class-J mode of PA are presented for the first time using a GaN 
HEMT power transistor. Specifically, analysis into the 
achievable high bandwidth-efficiency of a class-J PA from a 
waveform engineering-based process is presented. Waveform 
and systematic load-pull measurement data has been used in 
the development stage of the design procedure, whilst also 
being used to analyse the extent to which optimum broadband 
high-efficiency operation has been achieved in this mode.
Measurements have been performed across a bandwidth of 
1.3 to 2.3GHz. Device output parasitic de-embedding has 
been applied to the waveforms captured at the calibrated 
measurement plane of the device package in order to confirm 
class-J behaviour from the output voltage and current 
waveforms at the device plane [3].
Design and realisation of PA matching networks has yielded 
a broadband amplifier operating at high efficiency. Finally, 
linearity has been confirmed through ACP (adjacent channel 
power) measurements.
II. C l a s s -J M o d e  o f  O p e r a t io n
A. C lass-J h a rm on ic  lo a d  te rm in a tio ns
Class-J has been described by Cripps [1], who 
acknowledges some earlier work by Raab [4], Class-J is 
defined as a mode where the voltage has harmonic components 
which make it tend asymptotically towards a half-wave 
rectified sine-wave, which in practice can be usefully 
approximated by a suitably phased second harmonic 
component. The key difference between Class-J and most 
other high efficiency modes is the requirement for a reactive 
component at the fundamental. This is necessary to maintain a 
second harmonic voltage phasing that is beneficial to 
efficiency, whilst maintaining a physically realisable 
impedance termination at the second harmonic. In this way, a 
higher fundamental component can significantly outweigh the 
loss in power implied by the reactive load, a counter-intuitive 
result that has been discussed in detail elsewhere [1].
A Class-J design thus displays approximate half-wave 
rectified sinusoidal output current and voltage waveforms, 
with a phase overlap between the two (Fig. 1). This mode of 
operation lends itself very well to the process of waveform 
engineering, as described previously by some current authors
[2]. Independent bias control and active multi-harmonic load-
pull are used to engineer the shape of the current and voltage 
waveforms respectively.
The class-J output voltage waveform - assuming two- 
harmonics - is outlined in Table I [1]. From this the 
fundamental and second-harmonic impedances (1) and (2) 
respectively can be found, defining the matching criteria.
In order to optimise efficiency, the GaN device requires 
some compromises in setting the design values for the 
fundamental (‘load-line’) resistance value, due to the effect of 
the DC ‘knee’-voltage offset [5].
TABLE I
I d e a l  C l a s s -J L o a d  T e r m in a t io n s , A s s u m in g  T w o  
H a r m o n ic s
Harmonic Normalised voltage component
1 1.41 Z  45°
2 0.50 Z  -90°
Zfo = R L + j R L(1)
z2/o=o - j T '(2)
This required loading can be realised with the inclusion of 
the device output capacitance within a PA matching network 
design, which also has the tendency to provide a short to the 
higher harmonics. Figs. 1 and 2 illustrate measured class-J 
waveforms with these harmonic terminations, and with the 
third harmonic also optimised for efficiency (specified in 
Table II). The bias point implemented here was a deep A/B.
70
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5 0 - -0.6
30
-0.220
--0.0
-0.2
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Fig. 1. Measured class-J waveforms on a 10W GaN HEMT.
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Fig. 2. Measured class-J dynamic load-line on a 10W GaN HEMT, 
overlaid with device DC-IVs.
TABLE II
C l a s s -J I gen (C u r r e n t  G e n e r a t o r )-P l a n e  L o a d  
__________________ T e r m in a t io n s
Frequency L™ -Plane Load Impedance
43.8 + j45.2Q
1 .6 - j52.0Q
3/o 2.4 -  j49.7 Q
B. Waveform engineering very high efficiency class-J 
operation in a GaN HEMT
By optimising the fundamental and harmonic load 
impedances up to 3fo, applying the class-J reactive components 
through active load-pull, very high efficiency device operation 
has been measured at a fundamental frequency of 1.8GHz. 
The power sweep for this optimum emulated case is shown in 
Fig. 3. This shows the output performance of the DUT in a 
class-J loading configuration, operating with a bias point in 
class-C. A peak drain efficiency of 83% has been measured in 
this state with just below 10W device output power and 
approximately 3.5dB of gain compression. However when 
looking at the device output performance 6dB backed off from 
this point, the measured drain efficiency is still above 60%. 
Device output power is slightly less than may be observed in 
an optimised class-F/class-F1 PA mode within the same 
boundary conditions [6],
Pout
-  80
S  3 5 - .*• "Efficiency
r  70
5  3 0 -
-  60
25 -
Gain
-  5020 -
18 2012 14 16
Pin /  dBm
Fig. 3. Power sweep showing very high efficiency class-J 
operation at 1.8GHz.
Following this initial performance characterisation of the 
class-J mode, a 10W broadband PA design was initiated, with 
a goal of above 60% efficiency over a 50% bandwidth.
n . I n v e s t ig a t in g  A B r o a d b a n d  C l a s s -J PA D e s ig n
In order to begin the design stage of the class-J PA the GaN 
transistor to be used in the design was put under test and 
harmonically load-pulled using the three-harmonic active load- 
pull set-up at Cardiff University [2]. This was carried out at 
several frequencies between 1.3 and 2.3GHz. The device was 
in the same state of gain compression (approximately P2dB) in 
each case. Working with device measurement data at the 
calibrated package-plane (i.e. without output parasitic de­
embedding applied) the resulting load-pull sweep data was
used to map out the drain efficiency as a function of 
fundamental load impedance on the Smith chart.
Fig. 4 indicates the 70% drain efficiency contour obtained 
from each fundamental load sweep, indicating the movement 
of the load at the device package-plane as a function of 
frequency. The second and third harmonic impedances were 
set at the same respective load impedances for each 
fundamental load-pull sweep; Igen-plane 2f0 = 0.95 Z. -90°, 
3fo = 0.95 Z  -170° (as indicated in Fig. 4).
A corresponding output power contour plot was extracted 
following the load-pull sweep which provided an ‘area’ of load 
impedances for which to aim a matching circuit design to 
provide a compromised class-J PA output power and drain 
efficiency.
Drain Efficiency Contours
Fig. 4. Measured load-pull data for GaN HEMT indicating load 
impedance contour for 70% P2dB drain efficiency between 
1.5-2.3GHz.
D C  bias 
feed
D U T  
incl. output 
parasitics = =
PA Output
Fig. 5. Realised load matching network schematic [1].
The original target frequency band for this design was 
1.5-2.5GHz. In designing a suitable matching network over 
this extended bandwidth, some compromises have to be made. 
The initial strategy on the first design iteration (presented here) 
was to give higher priority to the fundamental impedance and 
allow the second harmonic more latitude. This particular 
device has a low output capacitance (approximately 1.5pF) 
which at 2GHz is itself quite close to the optimum reactive 
termination at the second harmonic. Thus the network itself 
mainly synthesises the required fundamental load over the
extended bandwidth, but through a shunt inductive stub 
increases the effective second harmonic capacitive reactance 
for lower frequencies. The output matching network is shown 
schematically in Fig. 5. For purposes of comparison between 
the load-pull data and the realised PA performance, the same 
50-Ohm input impedance environment was applied for the PA 
input.
IV. Rea lised  C la ss-J PA  P erfo rm an ce  Results
A. Efficiency and output power vs. frequency
The realised class-J amplifier is shown in Fig. 6. Power 
sweeps over 12dB were carried out on the PA across a 
frequency range o f 1.2 to 2.6GHz whilst also calculating the 
drain efficiency of the device within the PA across this 
bandwidth. Results of this sweep are shown in Fig. 7. The 
efficiency performance at the P2dB compression state is 
displayed; this is customarily used as an ‘end-point’ for 
useable high-end efficiency performance in high PAR (peak- 
to-average ratio) signal applications.
As seen in Fig. 7, the measured P2dB drain efficiency for 
the realised class-J amplifier is between 60-70% between 
1.35GHz and 2.25GHz; a 50% bandwidth about a centre 
frequency of 1.8GHz. Within this bandwidth output power 
from the amplifier is between 9 and 11.5Watts.
A comparison between the realised PA results and simulated 
efficiency from the non-linear device model, set in the same 
impedance environment, is also shown in Fig. 7.
Fig. 6. Realised class-J 10W amplifier -  output matched only.
B. PA Linearity and ACPR characteristics
Very high efficiency PAs can be prone to very non-linear 
characteristics which present users with a difficult, if not 
impossible, task o f pre-distorting the PAs to meet 
communication system standards. ACPR, without any form of 
pre-distortion, was measured across a range of drive powers 
for the realised class-J PA, focusing on the centre frequency of 
1.8GHz. Using a WCDMA signal of 5MHz channel 
bandwidth and 8.5ldB PAR, a spectrum of the output signal 
from the PA operating, with a drive sufficient to cause 2dB 
peak compression, is shown in Fig. 8. Average efficiency and 
ACPR is displayed in Fig. 9 with increasing drive power to the 
PA. ACPR of -32dBc, whilst operating at 39% average
. . _ _ Maximum P2dB emulated efficiency___8 0 - -  80
Mod^l-Predicted Efficiency 
Realised PA"Brqin Efficiency
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Fig.7. P2dB drain efficiency, Pout performance, and device model-predicted efficiency for the realised class-J PA across a bandwidth of 1.2-
2.5GHz.
efficiency, has been measured at a centre-frequency of 
1.8GHz. At the extremities of the measured PA bandwidth 
(1.4 and 2.2GHz), the averaged ACPR is -30dBc and -35dBc 
respectively, operating at 2dB peak compression.
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Fig. 8. Output spectrum from class-J PA, measuring ACP for a 
5MHz WCDMA signal at centre frequency 1.8GHz, 39% average 
efficiency.
The symmetry of the upper and lower ACP sidebands, as in 
Fig. 8, implies minimal memory effects and good potential 
pre-distortability.
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Fig.9. Average class-J PA performance with a power-swept 5MHz 
WCDMA signal at centre frequency of 1.8GHz.
V . C o n c l u s io n  &  D is c u s s io n
This paper demonstrates the fully realised performance 
potential of the class-J mode of PA in terms of efficiency, 
bandwidth, and linearity. Using waveform engineering 
techniques, including active harmonic load-pull, on a packaged 
10W GaN HEMT power transistor, an efficient, broadband PA 
design has been obtained and realised. The bandwidth 
achieved with this PA operating at a drain efficiency of 
between 60-70% was 1.35 to 2.25GHz (50% at 1.8GHz centre 
frequency). At the same time, fundamental output power was 
up to 11W whilst at P2dB compression. At an ACPR for a 
5MHz WCDMA signal of -30dBc, average output power was 
35.5dBm and efficiency was 42%.
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A Methodology for Realizing High Efficiency 
Class-J in a Linear and Broadband PA.
Peter W right, J. Lees, J. Benedikt, P. J. T asker, Senior Member, IE E E , and  S teve C. C ripps, Senior
Member, IE E E
Abstract—The design and implementation of a class-J mode 
RFPA (RF power amplifier) is described. The experimental 
results indicate the class-J mode’s potential in achieving high 
efficiency across extensive bandwidth, whilst maintaining 
predistortable levels of linearity. A commercially available 10W 
GaN (gallium nitride) HEMT device was used in this 
investigation, together with a combination of high power 
waveform measurements, active harmonic load-pull and 
theoretical analysis of the class-J mode. Targeting a working 
bandwidth of 1.5-2.5GHz an initial PA design was based on basic 
class-J theory and CAD simulation. This realized a 50% 
bandwidth with measured drain efficiency of 60-70%. A second 
PA design iteration has realized near-rated output power of 
39dBm and improved efficiency beyond the original 2.5GHz 
target, hence extending efficient PA operation across a 
bandwidth of 1.4-2.6GHz, centered at 2GHz. This second 
iteration made extensive use of active harmonic load-pull and 
waveform measurements, and incorporated a novel design 
methodology for achieving predistortable linearity. The class-J 
amplifier has been found to be more realizable than conventional 
Class-AB modes, with a better compromise between power and 
efficiency tradeoffs over a substantial RF bandwidth.
Index Terms—Broadband, class-J, high efficiency, power 
amplifiers.
I .  I n t r o d u c t io n
A design for wireless communication has, until recently, 
Pbeen focused on specified RF band widths of 5% or lower,
due mainly to the very tight spectrum allocations. Future 
systems, including WiMax, 4G and beyond, will likely require 
larger bandwidths, not just due to wider spectral allocations, 
but the base bandwidth of the signals themselves which may 
well extend up to, and ultimately exceed, 100MHz. To date, 
other RFPA applications, such as radar and ECM have not 
profited from advances in power and efficiency due to their 
much wider RF bandwidth requirements. Reported results on 
very high efficiency PAs, typically operating above 75% 
efficiency, tend to rely heavily upon precise multi-harmonic 
impedance terminations at the DUT (device-under-test) as 
well as very high levels of device gain-compression. Both of
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these factors lead to narrowband frequency performance 
limitations (less than 10%) and non-linear operation 
respectively. A newly presented mode of operation - class-J 
[1] - has shown the theoretical potential of obtaining linear 
RFPAs that have the same efficiency and linearity as 
conventional Class-AB designs but do not require a band- 
limiting harmonic short.
This paper follows on from research presented in [2] and 
describes some of the key results obtained in that work in 
which design and realization of PA matching networks has 
yielded a broadband amplifier operating at high efficiency. In 
addition, an application of new theory [3], from which a 
furthering of the novel broadband class-J design methodology 
has been made, is presented and an enhanced PA design 
realized increasing the relative bandwidth-efficiency. This 
second and new design iteration makes comprehensive use of 
active load-pull, or ‘waveform engineering’ techniques, and 
uses a novel design methodology to achieve predistortable 
linearity. To our knowledge, such a design has never before 
been attempted on an a p rio r i basis.
The high power measurement and characterization 
capability at our facility [4] has been utilized in the 
development of this broadband PA design methodology, 
enabling significant investigations into the realizable 
bandwidth-efficiency performance of the class-J mode of PA 
using a GaN HEMT power transistor.
W aveform and systematic load-pull measurement data has 
been used in the development stage of the design procedure, 
whilst also being used to analyze the extent to which optimum 
broadband high-efficiency operation has been achieved in this 
mode. M easurements have been focused around a target 
bandwidth of 1.5-2.5GHz.
Device output parasitic de-embedding has been applied to 
the waveforms captured at the calibrated measurement plane 
of the device package in confirming class-J behavior from the 
output voltage and current waveforms at the device plane [5].
II. T h e  c l a s s -j m o d e  o f  o p e r a t io n
A. Class-J Harmonic Load Terminations
Cripps [1], who acknowledges some earlier work by 
Raab [6] has described class-J, defined as a mode in which the 
voltage has harmonic components which make it tend 
asymptotically towards a half-wave rectified sine-wave. This 
in practice can be usefully approximated by a suitably phased 
second harmonic component. The key difference between 
class-J and most other high efficiency modes is the 
requirement for a reactive component at the fundamental load.
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This is necessary to maintain a second harmonic voltage 
phasing that is beneficial to efficiency, whilst maintaining a 
physically realizable impedance termination at the second 
harmonic. In this way, a higher fundamental component can 
significantly outweigh the loss in power implied by the 
reactive load, a counter-intuitive result that has been discussed 
in detail elsewhere [1].
A class-J design thus displays approximate half-wave 
rectified sinusoidal output current and voltage waveforms, 
with a phase overlap between the two (Fig. 1). This mode of 
operation lends itself very well to the process of waveform 
engineering, as described previously by some of the current 
authors [4], [7]. Independent bias and drive control, and 
active multi-harmonic load-pull are used to engineer the shape 
of the current and voltage waveforms respectively.
The class-J output voltage waveform - assuming two- 
harmonics - is specified in Table I [1]. From this the 
fundamental and second-harmonic impedances, as defined in 
equations (1) and (2), can be found, thus defining the 
matching criteria. In order to optimize efficiency, the GaN 
device requires some compromises in setting the design values 
for the fundamental (‘load-line’) resistance, due to the effect 
of the DC ‘knee’-voltage offset [8].
TABLE I
I d e a l  c l a s s -J v o l t a g e  w a v e f o r m , a s s u m in g  t w o  h a r m o n ic s
Harmonic Normalized voltage component
1 1.41 Z  45°
2 0.50 Z. -90°
Zh = R L + j - R L(1)
(2)
Ideal class-J theory assumes that there is no third-harmonic 
component present in the voltage waveform, and hence Z3f0 is 
assumed short. This required loading can usually be readily 
approximated through the effect of the device output 
capacitance within a PA matching network design, which thus 
has the tendency to provide a short to all of the higher 
harmonics. Fig. 1 illustrates measured waveforms with these 
harmonic terminations, however in this measurement the third 
harmonic load was allowed to be adjusted slightly in order to 
demonstrate optimum efficiency (as specified in Table II). 
The bias point implemented here was deep class-AB (Idq=5%
Ofldss)-
1.0
-0.I
0.6
0.4
u_ 30
0.220-
-0.010:
time, nsec
Fig.l. Measured class-J waveforms on a 10W GaN HEMT [2].
TABLE II
C L A S S -J  Ic.t-M ( C U R R E N T  G E N E R A T O R )-P L A N E  L O A D  T E R M IN A T IO N S
Frequency I2Cn.-Plane Load Impedance
h 43.8 + j45.2 D
_______ l.6 -j5 2 .0 Q
3/o 2.4 -  j49.7 Q
B. Waveform Engineering Very High Efficiency Class-J 
Operation in a GaN HEMT
By applying the prescribed class-J impedance components 
up to 3f0, through active load-pull, very high efficiency device 
operation has been measured at a fundamental frequency of 
1.8GHz. The power sweep for this optimum emulated case is 
shown in Fig. 2. This shows the output performance of the 
DUT in a class-J loading configuration, operating with a bias 
point in class-C. A peak drain efficiency of 83% has been 
measured in this state with just below 10W device output 
power and approximately 3.5dB of gain compression. Note 
that even at the 6dB power back-off point, the measured drain 
efficiency is still above 60%. Device output power is however 
slightly less than was observed for the same device type in an 
optimized class-F/class-F'1 PA mode, within the same 
boundary conditions [7].
-  80
€  3 5 - 1 'Efficiency
-  70
3? 3 0 -  c
3 - 6 0  s
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-  5020-
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Pin / dBm
Fig. 2. Power sweep showing very high efficiency class-J operation at 
1.8GHz [2].
Following this initial performance characterization of the 
class-J mode, a linear 10W broadband PA design was 
initiated, with a goal of above 60% efficiency over the 50% 
bandwidth of 1.5-2.5GHz.
111. A BROADBAND LINEAR CLASS-J PA DESIGN
A. Broadband Measurements and PA Realization
Active harmonic load-pull was initiated on the GaN 
transistor to be used in the design, using the three-harmonic 
active load-pull set-up [4]. This was carried out at several 
frequencies between 1.5 and 2.3GHz in order to begin the 
design stage of the broadband class-J PA. The device was set 
in the same state of gain compression (approximately P2dB) in 
each class-J measurement scenario. Working with device 
measurement data at the calibrated package-plane (i.e. without 
output parasitic de-embedding applied) the resulting load-pull 
sweep data was used to map out the drain efficiency as a 
function of fundamental load impedance on the Smith chart, 
with the second and third harmonic impedances fixed 
according to the ideal class-J terminations stated in 
Section II-A.
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■3GHz)| Drain Efficiency Contours|
Fig. 3. Measured load-pull data for GaN HEMT indicating load impedance 
contour for 70% P2dB drain efficiency between 1.5-2.3GHz [2].
•Cbias
feed
D U T  
incl. output 
parasitics C-
PA Output
Fig. 4. Realized load matching network schematic [1].
Fig. 3 shows the 70% drain efficiency contour obtained 
from each fundamental load sweep, indicating the movement 
of the optimum fundamental load for efficiency at the device 
package-plane as a function of frequency. A corresponding 
output power contour plot was extracted following the load- 
pull sweep which provided a ‘target region’ of load 
impedances for which to aim a matching circuit design to 
provide a compromised class-J PA output power and drain 
efficiency.
The original target frequency band was 1.5-2.5GHz and in 
designing a suitable matching network over this extended 
bandwidth, some compromises have to be made. The initial 
strategy on the first design iteration (presented in this section) 
was to give higher priority to the fundamental impedance and 
allow the second harmonic more latitude. This particular 
device has a low output capacitance (approximately 1.5pF) 
which at 2GHz is itself quite close to the optimum reactive 
termination at the second harmonic. Thus the network itself 
mainly synthesises the required fundamental load over the 
extended bandwidth, but through a shunt inductive stub 
increases the effective second harmonic capacitive reactance 
for lower frequencies. The output matching network 
schematic is shown in Fig. 4. For purposes of comparison 
between the load-pull data and the realized PA performance, 
the same 50-Ohm input impedance environment was used.
B. Realized Class-J Performance Results - Efficiency 
and Output Power vs. Frequency
The first realized design iteration of the class-J amplifier is 
shown in Fig. 5. Power sweeps over a 12dB range were 
carried out on the PA across a frequency range of 1.2-2.5GHz. 
Results of this sweep are shown in Figs. 6 and 7. The 
efficiency performance at the P2dB compression state is 
displayed; this is customarily used as an ‘end-point’ for 
useable high-end efficiency performance in high PAR (peak- 
to-average ratio) linear signal applications.
As seen in Fig. 6, the measured P2dB drain efficiency for 
the realized class-J amplifier is at a level o f 60-70% between 
1.35GHz and 2.25GHz; a 50% bandwidth about a centre 
frequency of 1.8GHz. Within this bandwidth corresponding 
output power from the amplifier is between 9 and 11.5Watts.
A comparison between the realized PA results and 
simulated efficiency from the non-linear device model, set in 
the same impedance environment, is also shown in Fig. 6.
Fig. 5. Realized class-J amplifier - output matched only.
C. Analysis o f Measured PA Performance
The results from this realized class-J design show a wide 
bandwidth of high efficiency operation; however the optimum 
performance is not obtained all o f the way to the top end of the 
initially desired 1.5-2.5GHz bandwidth, i.e. above 2.2GHz, 
efficiency and output power begin to roll off. Using the active 
harmonic load-pull test set-up to present the same impedance 
environment as the PA (up to the second harmonic), a 
verification of the expected performance could be ascertained, 
as in Fig. 6, allowing for further investigation into the reasons 
for the reduced performance, and hence indicate actions to 
take in order to improve the high-end performance.
The load-pull results - in which the fundamental and second 
harmonic load impedances were presented to the device - 
highlights the same trend in device drain efficiency, in 
particular the drop in efficiency above 2.2GHz.
By introducing refinements in the basic class-J theory [3] 
into the design approach, a new enhanced design was made, 
aimed not only at improving the high-end efficiency and 
output power, but also addressing linearity, and potentially, 
predistortability.
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Fig. 6. P2dB drain efficiency for device under load-pull, device model-simulation and for the realized class-J PA across a bandwidth of 1,2-2.5GHz.
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Fig. 7. Realized class-J PA output power and gain at P2dB across bandwidth of 1.2-2.5GHz.
IV. C l a s s -j l in e a r it y  a n d  c l ip p in g  a n a l y s is
A. Wider Bandwidth Potential o f the Class-J Mode
As shown in [3], the ‘class-J mode’ encompasses a 
continuum of high efficiency performance modes, each with a 
reactively terminated second harmonic load. The fundamental 
load has to have a corresponding reactive component in order 
to maintain a ‘positive-definite’, or non-zero-crossing voltage 
waveform. This continuum applies for second harmonic 
capacitive reactance terminations up to the short-circuit 
condition for class-B, and extends beyond this point towards 
what is denoted as the class-J* mode [3], i.e. the conjugates of 
the class-J loads in (1) and (2).
It is therefore possible to utilize this ‘design-space’ to 
implement an amplifier which has comparable efficiency, 
power and linearity performance as is regularly obtained using 
conventional class-AB design methodology, but retains almost 
constant performance over a substantially extended 
bandwidth. To our knowledge, such a design has never before 
been attempted on an a prio ri basis.
B. Use o f ‘Clipping Contours’ fo r  Quasi-Linear Design
The device output voltage, V0, in a class-J PA can be written 
in the form [3];
V 0 (0) = vdc -  v \ r  cos e  + VXq sin e  + Vnq sin(n G) (3)
(0 = cot)
where in this case n = 2, and r  and q denote the real and 
quadrature voltage components respectively.
If the minimum value of V0 approaches the device ‘knee’ 
(Vmin) at any point in the RF cycle, the device current will start
to ‘clip’, resulting in highly non-linear behavior. Such 
clipping will clearly cause gain compression, or AM-AM 
distortion, and if there is a significant phase angle between the 
fundamental components of current and voltage it is, in 
addition, a primary cause of AM-PM distortion. These 
strongly non-linear effects not only cause spectral distortion 
but can also lead to increasing problems when attempting to 
linearize the device using input signal predistortion.
It is therefore of much relevance to examine the parametric 
dependency of the ‘zero-crossing’ behavior of the voltage 
expression in (3). Even with the convenient approximation, 
vmin = 0. this is a mathematical problem of some complexity 
which we have analyzed in more detail elsewhere [3]. But for 
the present purpose it is possible to transform the clipping 
expression into a more simple graphical representation. If we 
assume that the current waveform remains a classical reduced- 
conduction-angle class-AB form, the voltage parameters Vjr, 
V\q and V2q in (3) can be considered to be directly proportional 
to the corresponding impedances at the fundamental and 
second harmonic. With knowledge of the impedance 
environment, and the assumed current waveform, (3) can be 
evaluated to determine whether it has a positive or negative 
value. Figs. 8a and 8b show how this calculation can be 
plotted on an impedance plane; in this case we vary the 
fundamental impedance (hence the Vlr and value) across 
the entire Smith Chart plane, for specific fixed values of Z2fD 
(hence V2q)- The shaded portions indicate the clipping regions 
where the voltage expression crosses zero at some point in the 
cycle.
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Fig. 8a. Class-B ‘clipping contour’ (solid trace) indicating fundamental 
loads for ‘zero-grazing’ v^, condition, with ‘clipping region’ shaded. 78.5% 
efficiency contour (dotted trace) also shown, indicating an optimum load for 
linearity and efficiency.
in (3), the continuation of the maximum efficiency condition 
into the ‘clipping region’ can often be observed in practice.
The plots in Figs. 8 and 9 define a design methodology for 
obtaining the best efficiency without forcing the device output 
voltage to ‘graze’ zero and thus display highly non-linear, 
clipped behavior. To the best of our knowledge, this is the 
first time such a methodology has been defined for high 
efficiency RFPAs, and is proposed as an essential element in 
the design process for broader-band, high-efficiency PA 
design.
78  S% 
.contour
Optimum
Fig. 9. vmin = 0 ‘clipping contours’ indicating optimum fundamental load 
for efficiency, as second harmonic load impedance is varied between the 
class-B and class-J conditions.
Fig. 8b. Class-J ‘clipping contour’ (solid trace) indicating fundamental 
loads for ‘zero-grazing’ Vmin condition, shaded ‘clipping region’ and optimum 
load for class-J linearity and efficiency.
The shaded regions, as shown in Figs. 8a and 8b, thus 
provide a design guide as to load conditions that should be 
avoided in the circuit design process. The line which 
delineates the clipping region is called the ‘clipping contour’. 
This contour in effect shows the impedance conditions for 
which the voltage ‘grazes’ zero. However, the choice of 
fundamental impedance will also determine the final power 
and efficiency. In principle, if the real part of the fundamental 
impedance is maintained at a constant value, equal to the 
device ‘load-line’ resistance, maximum power and efficiency 
will be maintained (corresponding to a fixed value of Vu in
(3)). This constant maximum efficiency contour is also 
plotted (dotted traces) in Figs. 8a and 8b. In practice, of 
course, the only allowable maximum efficiency condition will 
be the one that sits on the ‘clipping contour’, which can be 
seen to be a singular point in each case. Fig. 9 shows how the 
clipping contour changes as the value of second harmonic 
reactance is varied over the class-J range. It is of interest to 
note that in practice, although the clipping process will change 
the assumed current waveform, and as such the power and 
efficiency can no longer be simply related to the value of Vw
C. Practical Verification o f Class-J Mode in High 
Power Devices - Effect o f Second Harmonic (LP 
measurements)
Since for a broadband PA design - and especially PAs 
covering octave bandwidths - the high-end fundamental 
impedance tends towards the second harmonic impedance at 
the low-end of the band, it was necessary to observe the effect 
that a non-ideal (i.e. not purely reactive) second harmonic load 
impedance has on class-J efficiency [9]. This was carried out 
with a fixed fundamental load of (30+j30)Q (Igen.-plane), fixed 
third harmonic impedance of 50Q (package-plane) and for a 
device bias condition of Idsq= 100mA (deep AB, approximately
5 %  Id s s )*
3 9 .7 -
39 .6 -
39 .5 -
©©#
39 .4 -
3 9 .3 -
39.1 -
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Fig. 10. Measured effect of the real component of second harmonic 
on class-J output power and efficiency.
load
The results in Fig. 10 show a 10% decrease in efficiency, 
and almost 0.5dB reduction in output power as the magnitude
Class-
78.5%  eff. 
contour
Vmin >0
linear region-
clipping region’
Vmi„ =  9
‘clipping
\contour’
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of the second harmonic load impedance is varied from 1 to 0 
at the Igen.-plane. Although at first glance this result shows 
substantial degradation in performance, there is also the 
indication that the transition between the fundamental load 
and second harmonic load impedance across an octave 
bandwidth can be implemented in such a way as to not 
dramatically degrade the efficiency performance of a class-J 
PA operating across this frequency range, for example; a 
second harmonic reflection coefficient of magnitude 0.5 
would suggest just 5% drop in efficiency and 0.25dB drop in 
output power, whilst still being a suitable fundamental load for 
this device if combined with a reactive impedance component.
D. Practical Verification o f Class-J Mode in High 
Power Devices - Improved Class-J Design Space LP Results
By following investigations in [3] and simulation findings 
in Section IV -B  the second harmonic load impedance was 
varied between +165 and -105 degrees at the Igen.-plane (done 
so through the use of output parasitic de-embedding), with 
magnitude 0.95 in each case. The optimum fundamental load 
for peak efficiency was targeted. The results of this are shown 
in Fig. 11, and have been carried out at a fundamental 
frequency of 1.8GHz.
Drain Efficiency Contours |
Fig. 11. Mapping the optimum (top 2%) efficiency contour as a function 
of changing second harmonic load impedance - Ige„ -plane impedances shown.
The measured results in Fig. 11 show reasonable agreement 
with the theoretical analysis of class-J and the proposed 
‘design space’ for continuous high efficiency performance, as 
the second harmonic and fundamental load impedances are 
allowed to vary away from the class-B case. Since the same 
theory can be applied to the ‘complimentary’ class-J* mode, 
corresponding to inductive second harmonic terminations, the 
potential for a broadband high efficiency PA is clear.
Smith Chart, and more precise placement of the second 
harmonic load, in particular regards to the phase. This second 
design iteration is shown by the s-parameters of Fig. 12, 
giving a comparison with the first output matching design.
Zjo stays 
within ‘ linear 
class-J design
Zro encroaches 
out of ‘ linear 
class-J design
&
I
&11-
More precise placement of Zjm 
according to class-J theory
Fig. 12. Second iteration of class-J output matching (right) compared with 
first initial design (left), showing fundamental (solid) and second harmonic 
(dotted) load impedances between fundamental bandwidth of 1.2-2.6GHz.
In the same way as previous, this improved design, 
following extended theoretical-based analysis, was used to 
predict the performance that could be expected from the PA 
by using active load-pull. These results showed improvement 
in efficiency at the higher frequency end of the bandwidth of 
operation as desired, above 2.2GHz, and as shown in Fig. 14.
B. Measured PA Performance fo llow ing Improved 
Output Matching Network Design
In characterizing the second realized PA, power sweeps 
were again conducted at 100MHz frequency spacing and the 
efficiency at P2dB (2dB gain compression point) was 
recorded, along with the output power and amplifier gain. 
These sets o f results are displayed also in Fig. 14 and Fig. 15, 
along with the first design iteration results for comparison.
Measured P2dB output power, as in Fig. 15, indicates the 
flat characteristic associated with this broadband design, at a 
value of 39.5+0.5dBm (approximately 9-10W). The 
improvement in drain efficiency of the second iteration PA is 
evident in Fig. 14 between 2.3 and 2.6GHz, with up to 8% 
improvement obtained at 2.5GHz.
Fig. 13 shows the improved class-J amplifier.
V . A n  e n h a n c e d  d e s ig n  f o l l o w in g  e x t e n d e d
THEORY
A. Re-designing the Class-J Output Matching Network 
Using the analysis found/developed in the previous section, 
an iteration of the initial matching network, using the same 
architecture as previous (Fig. 4), was made in line with the 
intention of ‘moving’ the fundamental loads that were 
encroaching on the ‘clipping’, or non-linear region of the
Fig. 13. Improved realized class-J amplifier.
VI. I n p u t  m a t c h in g  a n d  a f f e c t  o n  p a  p e r f o r m a n c e
For comparison purposes the PA was measured with the 
same input impedance as the device was measured during the 
load-pull design stage; with a broadband 50Ohm impedance 
and not for best gain.
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Fig. 14. Prediction and measurement of PA efficiency performance with enhanced output matching, compared with first class-J PA design performance.
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Fig. 15. Broadband measurement of PA output power performance with enhanced output matching, compared with first class-J PA design iteration.
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Fig. 16. Broadband measurement of PA performance with enhanced output matching, and input matching.
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Fig. 17. Broadband PA linearity characterized under stimulus of 5MHz BW, 8.51dB PAR, WCDMA signal.
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Following the performance characterization in the previous 
sections attention turned to improving the input match across 
the frequency band o f 1.4-2.6GHz and hence improve PAE 
(power-added efficiency). The applied input matching 
resulted in the PA performance shown in Fig. 16, including 
PAE. Flere, gain o f  between 10.2-12.2dB across the 
bandwidth of 1.4-2.7GHz has been observed and hence has 
resulted in an improved PAE of more than 50% across the 
same bandwidth.
VII. P a  l i n e a r it y  a n d  a c p r  c h a r a c t e r is t ic s
Very high efficiency PAs can be prone to very non-linear 
characteristics which present users with a difficult, if not 
impossible, task of predistorting the PAs to meet 
communication system standards. ACPR, without any form of 
predistortion, was measured across the frequency range of 
1.3-2.7GHz and results in Fig. 17 show average power, 
efficiency and gain as well as worst-case upper and lower 
channel ACPR with drive power sufficient to cause 2dB peak 
compression. At a CF (centre-frequency) of 2.0GHz, the same 
PA characteristics are plotted in Fig. 18 for a range of drive 
powers, whilst Fig. 19 shows a captured spectrum at an 
average efficiency of 40%  at the same CF. The modulated 
signal applied, in order to characterize the PA linearity, was a 
WCDMA signal of 3.84M Hz signal bandwidth and 8.5 ldB 
PAR (peak-to-average ratio).
ACPR of close to -30dB c has been measured between 
1.7-2.7GHz, decreasing to approximately -25dBc below 
1.7GHz; this at the same time as the PA operating at more 
than 30% average efficiency.
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Fig. 18. Class-J PA performance with a power-swept 5MHz BW, WCDMA  
signal at centre frequency of 2.0GHz.
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Fig. 19. Output spectrum from class-J PA, measuring ACP for a 3.84MHz 
WCDMA signal at centre frequency 2.0GHz, and at 40% average efficiency.
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The relative symmetry of the upper and lower ACP 
sidebands in Fig. 19 implies minimal memory effects and 
good potential for predistortability. We attribute this excellent 
‘raw’ linearity performance to the design methodology 
described in section IV -B.
VIII. C o n c l u s io n
A fully realized class-J amplifier has demonstrated high 
efficiency operation across a substantial bandwidth. 
Following on from a previous paper, further newly presented 
theory of class-J as a broadband mode has been applied in 
improving an initial output matching network design. Load- 
pull results and simulation analysis have justified these 
changes and enabled a second design and fabrication of an 
output matching network which has shown improved 
efficiency performance with frequency. The use of active 
harmonic load-pull and waveform measurement capability has 
shown, throughout this research, to be a powerful tool in 
developing real PA designs using theory specific to the class-J 
mode of operation. Efficient PA performance has been 
measured across a bandwidth of 1.4-2.6GHz (60% bandwidth, 
centered at 2GHz) whilst showing ACPR of approximately 
25-30dBc across the entirety o f this bandwidth at the 
measured P2dB compression level.
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Abstract— A new and simple Power Amplifier (PA) linearization 
method is proposed and demonstrated using a very high 
efficiency yet inherently nonlinear inverse class-F PA. This was 
conducted in the presence of a generic variable envelope RF 
signal in order to extract its AM-AM and AM-PM  
characteristics. Deducing the polynomial pre-distortion 
parameters from the AM-AM and AM-PM characteristic has 
resulted in the successful linearization of the PA in the presence 
of 3GPP Long Term Evolution (LTE) signals. The results 
obtained for the PA - a 12W GaN HEMT inverse Class-F 
structure designed to operate at 900MHz - demonstrate the proof 
of concept and the efficiency of the proposed linearization 
technique with significant advantageous reduction in base-band 
resources for 3GPP LTE applications.
I .  I n t r o d u c t io n
The 4th generation of wireless communication systems is to 
be deployed in the near future. This 3GPP LTE based protocol 
allows users to access various multimedia services by 
receiving up to 100Mbps download speeds. The possibility of 
achieving such high bit rates is only possible due to the use of 
a spectrally efficient complex modulation technique; 
Orthogonal Frequency Division Multiplex (OFDM). 
According to the recently updated 3GPP LTE technical 
specifications [1], the 3GPP LTE signal's dynamic range is 
given by the minimum values showed in Table I. The relative 
Peak-to-Average Power Ratio (PAPR) is variable and depends 
on the channel bandwidth and the number of allocated 
resource blocks. Clearly, the transmitter block, in the 4 th 
generation wireless communication infrastructure, has to 
handle 3GPP LTE downlink signals which are variable in 
terms of bandwidth and PAPR.
TA B LE  I
3GPP LTE Do w n l in k  Ch a r a c te r is t ic s
channel bandwidth (MHz) Total power dynamic range (dB)
1.4 7.7
3 11.7
5 13.9
10 16.9
15 18.7
20 20
In the transmitter block, RF power amplifiers are known for 
their strong non-linear behaviour, and have to be designed to
target a minimum linearity o f 45dBc in terms o f adjacent 
channel leakage ratio ACLR [1]. In order to achieve that level 
o f linearity, several linearization techniques can be applied. 
One form of linearization used is digital (base-band) pre­
distortion (DPD) [2][3][5]-[9]. The DPD intentionally distorts 
the input signal o f a pow er am plifier in order to compensate 
for its non-linear behaviour. Pre-distorting the input signal 
requires the extraction of the inverse transfer function o f the 
power amplifier in terms o f AM -AM  and AM -PM  
characteristics. Therefore, the quality o f the linearization 
depends on the accuracy o f the power amplifier AM -AM  and 
AM -PM  measurements. M oreover, the AM -AM  and AM -PM  
characteristics depends on the RF signal used in the 
m easurement procedure; i.e. the AM -AM  and AM -PM  
profiles depend on the dynam ics of the test signal in terms of 
bandwidth and PAPR [5]. In a 3GPP LTE context, the 
variability of the RF signals presents a challenge, and trying to 
characterize an amplifier for all the possible scenarios is 
difficult and time consuming. On the other hand, 
implementing in the base-band infrastructure several pre­
distortion parameters, to compensate for all possible 
scenarios, results in large baseband memory requirements. 
Therefore, in order to achieve a reasonable base-band cost 
im plem entation, it is im portant to be able to linearize a power 
am plifier in such a way that this linearization can be applied 
in the presence of various 3GPP LTE signals. The scope of 
this paper is the im plem entation o f a pre-distortion procedure, 
in the presence o f several 3GPP LTE signals that linearises the 
pow er amplifier.
The proposed m ethod extracts the pre-distortion parameters 
from the A M -AM  and AM -PM  characteristics obtained by 
driving the pow er am plifier using a generic, variable envelope 
signal. The use of the generic test signal allows the extraction 
o f the “static” nonlinearities o f the power amplifier, so that a 
m em ory-less polynom ial pre-distortion method can be 
applied. The advantage of the proposed method is its 
sim plicity and its suitability to a manufacturing environment.
The approach presented in this paper has been validated by 
linearizing a highly efficient 10W inverse Class-F PA .This 
900 M H z structure uses a CREE 10W GaN HEMT and is 
particular interesting as this type of PA is typically considered 
unsuitable for use in modern communications systems due to 
its perceived inherent nonlinearity. The measurement setup 
and the linearization procedure are described in section II. The 
results are discussed in section III.
II. M easurement Setup and L inearization  Procedure
A. Setup Description
Figure 1 shows the measurement setup used for the power 
amplifier AM-AM and AM-PM characterization. The RF 
generator (R&S SMATE200A) feeds the driver with a 3GPP 
LTE or a pre-distorted signal. The LZY-2 amplifier is able to 
deliver a suitably high output power level (47dBm) such that 
it can remain linear while driving the power amplifier over its 
entire dynamic range. The Device Under Test (DUT) 
comprises the inverse Class-F GaN HEMT PA followed by a 
13 dB attenuator.
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Fig. 2 Current and Voltage waveforms at the Drain current generator of the 
inverse Class-F power amplifier for several output power levels
B. Linearization Procedure
The generic signal used to extract the polynomial pre­
distortion parameters is an RF signal with a repetitive triangle 
magnitude. The peak value of the triangle magnitude varies as 
shown in Figure 3. The period repetition of the generic RF 
signal magnitude is chosen to avoid the generation of some 
memory and thermal effects [2]. So that “true” static 
nonlinearities of the DUT can be measured accurately. The 
relative slow envelope variation of the generic signal 
(500kHz), allows the use of a reasonable acquisition speed 
and make delay compensation relatively simple.
Fig. 1 Measurement setup for AM-AM and AM-PM Characterization
The inverse class-F PA was realised using a waveform- 
based design procedure [10]. This approach combines active 
high-power harmonic load-pull with high-frequency time 
domain measurement, and enabled the device output 
waveforms tci be measured and 'engineered' for optimised 
inverse class-F mode behaviour, minimising overlap between 
the current and voltage waveforms and thus reducing 
dissipated energy. This technique enabled operation with peak 
Power Added Efficiency (PAE) of 80%, whilst delivering 
12W from a 10W rated device. Figure 2 depicts measured 
current and voltage waveforms at the drain current generator 
of the DUT for several output power levels, and clearly show 
the expected square current waveform along with a half­
rectified voltage waveform indicative of this mode of 
operation.
The PA operates with a 28V drain rail voltage and has a 
peak output power of 12W. Since the inverse class-F mode 
must operate at a high level of gain compression in order to 
achieve its high efficiency, the potential for nonlinear 
operation is very high. This has tended to limit practical 
application of inverse class-F in modern, linear 
communications systems. At the DUT terminations input and 
output complex envelopes are measured and the AM-AM and 
AM-PM characteristics are extracted using a vector signal 
analyser (VSA) (R&S FSQ26).
Magnitude of the RF
A generic signal
Time
Fig. 3 Magnitude of the RF generic signal
Performing the same measurements in presence of wide 
band 3GPP LTE signals requires high frequency sampling, 
careful delay estimation and non-negligible data processing in 
order to estimate the static nonlinearities [5]. Figures 4 and 5 
show AM-AM and AM-PM characteristics of the DUT using 
the generic RF signal and some 3GPP LTE signals. Results 
show that the obtained static nonlinearities, while the generic 
signal is applied, can be considered as a good approximation 
to those obtained in the presence of LTE modulated signals. 
Therefore, extracting polynomial pre-distortion parameters 
from the “generic” AM-AM and AM-PM should yield to good 
linearization performance in the presence of various 3GPP 
LTE signals. In fact, due to memory effects [5] and in the case 
of coarse delay estimations [4], AM-AM and AM-PM curves 
exhibit hysteresis behaviour. Therefore, extracting the 
polynomial pre-distortion parameters from the measurements 
performed in presence of the generic signal is a much easier 
task than doing this in presence of the wideband LTE signals.
10M Hz LTE signal 
20M H z LTE signal 
Generic signal
'-^ 0 2^5 2^0 1^5 TO ~-5 0
Input power normalized to the maximum value [dB]
Fig. 4 AM-AM of the PA in presence of the generic signal and some 3GPP 
LTE signals
10 MHz LTE signal 
20 MHz LTE signal 
Generic signal
Input power normalized to the maximum value [dB]
Fig. 5 AM-PM of the PA in presence of the generic signal and some 3GPP 
LTE signals
The accuracy and the efficiency of the pre-distortion rely 
strongly on the modelling of the true static nonlinearities of 
the DUT. Biit the use of a good approximation of these 
nonlinearities allows a linearization good enough to meet the 
3GPP LTE linearity requirements (45dBc of ACLR).
I I I .  M e a s u r e m e n t  R e s u l t s
. . . .  20 KHZ
V  VBW 200 kHz
Ref 2 8 dBm * A ct 40 dB * SWT 100 ms
10 MHZS pen
Fig.6 PA Linearization in presence of 1.4 MHz 3GPP LTE signal using a 
generic signal for AM-AM and AM-PM measurement.
Figures 6 and 7 show the spectrum of the output signal of 
the DUT with (solid curves) and without (dashed curves) pre­
distortion. The pre-distortion parameters were extracted from 
the AM-AM and AM-PM characteristics obtained in the 
presence of the generic triangle envelope RF signal. Results 
show the efficiency o f the proposed linearization procedure 
since more than 15dB and 5dB improvements in terms of 
ACLR are obtained in the presence of 1.4MHz and 20MHz 
3GPP LTE signals, respectively. The reason for the small 
amount o f linearity improvement for the 20MHz LTE signal is 
that the PAPR is around 15dB, so, further back-off is needed 
to drive the PA within its input dynamic range, and obviously 
the single ended PA tested in this study is less nonlinear at 
such back-off input power. Figure 8 shows the linearity 
improvement (10 dB in term of ACLR) o f the DUT when a 
10MHz LTE signal is applied and pre-distorted with the 
proposed method (solid curve). In order to verify the accuracy 
of the linearization with the generic signal, the 10 MHz LTE 
input signal is also pre-distorted using the AM-AM and AM- 
PM characteristic measured in presence of the 10MHz LTE 
signal (dashed curve). Similar performances are obtained 
when classic and generic linearizations are applied. This 
observation demonstrates that the generic signal is suitable for 
the extraction of memory-less polynomial pre-distortion 
parameters. In Figures 6, 7 and 8, the residual nonlinearities 
observed in the output signals after pre-distortion are 
attributed to memory effects, but all the results show that the 
linearized signals meet the 3GPP LTE standard linearity 
requirement.
IV. C o n c l u s io n s  
A generic linearization procedure is proposed in this paper. 
The proposed method is based on the use of a generic variable 
envelope RF signal applied to the DUT in order to extract its 
AM-AM and AM-PM characteristics for static nonlinearity 
compensation. The proposed method was validated on an 
inherently nonlinear inverse Class-F RF PA and successful 
linearization results are obtained enabling the very high 
efficiency RF power amplifier to meet the 3GPP LTE 
standard linearity requirements. This linearization strategy is 
simple, cost effective and suitable for a production 
environment for the following reasons:
• Simple extraction of the pre-distortion parameters due 
to the use of a relatively slow variable envelope RF 
signal.
• Less sensitivity to a coarse delay estimation of the AM- 
AM and AM-PM measurements.
• Pre-distortion parameters are valid in the presence of 
various LTE signals which relax the requirements on 
base band resources.
The main disadvantage of the proposed method is the fact 
that memory effects are not taken into account. This results in 
residual nonlinearities in the output signal after linearization, 
but good linearity performance was obtained for the PA 
measured for this paper. Work is currently under way 
addressing the issue of how memory effects can be taken into 
account using a modified form of the method described here.
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Fig. 7 PA Linearization in presence of 20 MHz 3GPP LTE signal using a 
generic signal for AM-AM and AM-PM measurement.
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Amplifier Concept
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Abstract — This paper introduces a novel approach for the 
realization of wide band (>octave) high-efficiency (>95%) high 
Power Amplifiers (PAs). The proposed concept utilizes active 
harmonic ipjection to achieve the appropriate waveform  
shaping of the voltage/current waveforms necessary to deliver 
simultaneously both high power and high efficiency operation. 
The new PA structure thus consists of two parallel PAs where 
the main PA generates fundamental power and an auxiliary 
PA injects a harmonic signal at the output of the main PA to 
perform waveform shaping. An active harmonic injection PA 
circuit designed around the 10 W GaN transistor is 
demonstrated, along with the basic mathematical analysis and 
computer simulation of this new mode of operation. The 
measured performance of the PA demonstrator realized at 0.9 
GHz provided a drain efficiency of 74.3% at P ldB, validating 
the concept and its potential.
Index Terms — Broadband amplifiers, high efficiency, 
injection amplifiers, microwave amplifiers, power amplifiers.
I .  I n t r o d u c t io n
In many communication and radar systems there is an 
increasing need to improve the functionality of the Power 
Amplifier (PA) to meet new system specifications; 
definitely in terms of output power, bandwidth, efficiency 
and often also linearity. For example, wireless 
communication systems consume significant electric power 
with the component consuming the largest amount of power 
being the Power Amplifier (PA), thus the importance of 
improving their efficiency.
Fundamentally the only way to improve the efficiency of 
a Power Amplifier is to use harmonic injection to provide 
for wave shaping of the RF output voltage/current 
waveforms. This harmonic injection is typically achieved 
by presenting appropriate passive reactive output load 
terminations at the harmonics. Power Amplifiers operating 
in the traditional class B (78.5%) and F (100%) modes are 
all examples of this approach. Generally these modes, since 
they require high Q-factor short and/or open circuit 
terminations, provide solutions that are inherently narrow 
band.
More recently and alternative mode of operation, class J 
(78.5%), was introduced that requires only reactive second 
harmonic terminations [1]. Additionally by exploiting the 
newly highlighted design continuum combining both the 
Class B and J modes this bandwidth limitation can be 
partially overcome. Recently a PA demonstrating high 
efficiency (>60%) over a 60% bandwidth has been 
demonstrated [2]. However, the maximum theoretical 
efficiency of this approach is only 78.5% and it cannot 
address systems requiring over an octave bandwidth.
This paper introduces a novel power am plifier approach, 
which utilizes active rather than passive second harmonic 
injection, to address these theoretical limitations on 
efficiency and bandwidth associated with passive second 
harmonic injection. The paper starts with an investigation 
of optimum waveforms that would deliver best performance 
in terms of efficiency and power. Next, the active load pull 
system developed by C ardiff University [3] was used to 
experimentally investigate w hether the 10 W  GaN transistor 
can support these optim um  waveforms. Finally, a prototype 
amplifier test structure based on this new topology is 
designed, simulated, built and measured to dem onstrate its 
feasibility.
II. T h e o r e t i c a l  A n a ly s i s
A. Passive Second Harm onic Injection
In Class B and J amplifiers the transistor is initially biased 
so that, ideally, the resulting current waveform is shaped to 
provide a half rectified sinusoid. The key feature o f the half 
rectified sinusoid is that over the same m axim um  current 
swing it provides for same fundamental signal as the 
sinusoidal waveform but importantly it has a reduced (2 / i t )  
DC component, hence providing for an increase o f (ti/ 2) 
efficiency. In Class B a short circuit at the second harmonic 
is used to shape the voltage w aveform  to a simple sinusoid. 
W hile in class J an appropriate fundam ental and second 
harmonic reactive term ination is used to shape the voltage 
waveform into a band limited half rectified sinusoid. In both 
these cases it is assum ed that all higher harm onics are 
passively term inated into low impedance, in which case they 
both have a m axim um  theoretical efficiency o f 78.5%.
B. Active Second Harm onic In jection
On close inspection it is observed that the performance 
potential o f the Class J current and voltage waveforms is 
limited by the constraint o f requiring passive harmonic 
injection. The two half rectified waveforms are offset by 
135 rather than the optim um  180 case; the value required for 
a real only fundamental load (maximum output power) and 
to m inimize current and voltage waveforms overlap 
(m axim um  efficiency).
The voltage and current waveforms in the optimum case 
are given by the following equations:
v (0 )  = V dc [ l — V 2 c o s (0 )  +  O .5 c o s (2 0 )]  (1)
5(0) = Wx [ ;  + **7^  + —cos(29) + •••] (2)
Indicated that the required optimum fundamental load is
given by;
R,= 2V2Vac/ l««, (3)
Analysis of these waveforms indicates the following 
output power and efficiency performance.
Pat =  2Vdc I n u , /*  = ZVj/itR, =  2V2V^c/nR( (4)
P « = V lJ/2R , = VdV R f (5)
lDriin = Pout^ Pdc ~  n /2 v 2  =  111 % (6)
Obviously efficiency greater than 100% is not 
theoretically possible. Further analysis o f the current and 
voltage waveforms indicates that the required load 
impedance at the second harmonic is negative and is given
by;
R tf =  - ~ vdcAi>« (7)
While this is not possible with passive second harmonic 
injection it is achievable if active second harmonic injection 
is utilized. However, in this case the efficiency calculation 
must be modified, as follows, to include the addition o f this 
energy input.
’llPA Drain =  * o u t / ( ^ c  +  (^ d c o /^ o ))  ( 8 )
where Pdc0 and r]0 are the DC power and efficiency o f the 
generated harmonic power. The modified drain efficiency 
calculation shows that the efficiency of the second harmonic 
PA is important for achieving high overall efficiency. Table
(1) shows the predicted theoretical performance when the 
efficiency of the second harmonic PA is 100% and 50% 
respectively.
For VAc =  1 V and 1 ^  = 2 A;
T a b l e  2 
Pe r f o r m a n c e  Pa r a m e t e r s
power is fully accounted for and with realistic efficiency 
values for the second harmonic power generator that the 
active injection second harmonic Power Amplifier (IPA) has 
the potential to provide for efficiencies over 80%. The 
bandwidth advantage expected is inherently associated with 
such mode of operation since the fundamental matching can 
be broadband covering multiple octaves and harmonic 
impedances can be actively adjusted using broadband PAs 
such as multi octave class-A PA  design. M oreover, the
expected power o f IPA will be around 50% enhanced 
relative to class-B equivalent.
HI. T r a n s is t o r  V a l id a t io n
To validate these theoretical results experimental 
transistor investigations were undertaken using the 
previously developed waveform measurement and 
engineering system at Cardiff University. Since these 
m easurements system utilized active harmonic load-pull 
they can provide the negative impedances necessary to 
experim entally dem onstrate the IPA mode of operation on 
the selected 10W packaged GaN device. For the appropriate 
com parison with theory the V/I waveforms at the current 
generator plane o f the packaged device are required, hence a 
package parasitic de-embedding process [4] was used.
A. Measurement and Results
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Fig. 1 Voltage/Current waveforms de-embedded to the current 
generator plane
In order to achieve the required half rectified class-B 
current waveform the 10 W  GaN device was biased around 
pinch-off at a 28V drain voltage. The active load pull 
m easurem ent started from inverted class-F optimum 
fundam ental loading condition [5]. The active second 
harm onic loop was then used to inject energy at the second 
harm onic to appropriately shape the voltage waveform; 
targeting a band-limited half rectified waveform offset by 
180 from  the current waveform. The measured V/I 
w aveform s achieved at the current generator plane are 
shown in F ig .l. It clearly demonstrates that transistor can 
support this mode of operation. The required optimum load 
reflection coefficient o f the second harmonic measured is 4 
with a phase o f 178* relative to the fundamental load 
reflection coefficient.
The dynamic RF load line for this IPA mode is shown in 
Fig. 2 and is compared to that achieved for class-B 
operation; passive harmonic injection into the same 
fundam ental load at the same drive level. In the Class-B 
case the transistor is clearly overdriven in contrast to the 
IPA mode. In the IPA the active injected second harmonic 
voltage component allowing the fundamental voltage 
com ponent to be increased without forcing the current into a 
clipping regime and consequently as theoretically predicted 
both the RF output power and efficiency increases.
p*cm PUF(cLB) V r r ^ m V)Drain(% \
ClassB 2 /n 1 /2 0 2 78.5
IPAZnd
100%
2 2
-  + 7 Z  n on
1/V2 1.5 2.9 95.2
lPA lnd
50%
2 +
i t  + 6n
1/V2 1.5 2.9 83.3
The results show that even when the second harmonic
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Fig. 2 RF load line of class-B and IPA de-embedded to the 
current generator plane
B. Discussion
The measured efficiency, taking into account the RF 
energy injected at the second harmonic is 92%. This is very 
close to that predicted theoretically which is 95.2% 
(correspond to that predicted for a 100% efficient second 
harmonic generator). The reduction of efficiency can be 
associated with the knee effect which will limit the 
minimum voltage value. Considering knee effect in drain 
efficiency calculation predicts an efficiency of 90.4%:
*llP A D ra in  ~  ^ f /  ( Pd c G  +  V k / V d c )  +  ( P d c o /^ lo ) )  ( 9 )
=  90.4%
where V* =  1.74 V is the measured minimum voltage value. 
The measured efficiency is slightly higher than the 
theoretical value and possibly this is the advantageous effect 
of the higher harmonic voltage components produced by the 
system impedance.
Also as theoretically predicted the measured output power 
in this IPA mode has increased by 2 dB. This is in part due 
to the injected second harmonic power contributing around 
1 dB of the change. This outcome highlights an alternative 
interpretation of how this amplifier works. The resulting 
waveform shaping allow for the conversion o f RF power 
injected at the second harmonic to a RF power at the 
fundamental frequency [6]. These results show that 
significant advantages can be gained from second harmonic 
injection in terms of efficiency, power and possibly 
bandwidth.
IV . PA D e m o n s t r a to r
A. Proposed Topology
The proposed Injection Power Amplifier (IPA) consists of 
two paths where the upper one (Fig. 3) generates the main 
fundamental radio frequency (RF) signal and a lower path 
with a voltage source/auxiliary PA to control the V/I 
waveforms of the main PA by injecting the even harmonics
of the fundamental signal, resulting in the V/I waveforms 
being shaped for better PA performance in terms of power, 
efficiency and bandwidth. The baseband information (BB) 
are up converted by Local Oscillator (LO) through this 
constant LO power and the fundamental signal is up 
converted to second harmonic by a doubler. This solution of 
generating the second harmonic is just a suggestion and 
could be realised by other circuit topologies.
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Fig. 3 Proposed topology
B. PA Demonstrator Design
For the purpose o f proof of concept and simplicity, the 
actual realized PA demonstrator consists of two 10 W GaN 
HEM T (High Electron Mobility Transistor) devices 
(CGH40010F) biased at class-B and an output matching 
network consisting o f a simple multiplexer and impedance 
transformers. The devices have been chosen since they are 
commercially available; nonlinear model exist and provide 
relatively high output power levels. The board used is a high 
frequency laminate board (TMM3) from Rogers 
Corporation. Input drive is achieved using two ESGs 
(Electronic Signal Generators); hence one is used to 
generate the second harmonic signal instead of a doubler 
and thus feeds the auxiliary PA directly.
MAIN PA
RFjfe)
Input
AUXILIARY
RF (2fo)
Matching
Network
\ / 4  @ fO
Fig. 4 Multiplexer
The design starts with a multiplexer (Fig.4) where the 
main PA fundamental signal sees only constant load while 
the auxiliary PA, active second harmonic injection, sees 
only the main PA. Therefore, the RF fundamental signal 
finds its way to the load and the auxiliary PA performs the 
required waveform shaping.
The output matching network was designed for optimum 
performance according to load pull measurement while the 
auxiliary PA ’s matching network was designed based on 
ADS simulation for maximum efficiency. Next, an 
optimization process in ADS has been used and the 
simulated results showing a drain efficiency of around 75 % 
at P ldB.
Drain Efficiency
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Fig. 5 IPA Simulation results for an increasing phase offset 
between the two input signals
It is believed that with further investigations/optimization 
that this value can be further increased using an optimised 
drive strategy as can be seen in Fig.5. However, it was felt 
that this design performance was sufficient to demonstrate 
the potential of the IPA mode of operation, hence 
demonstrate the feasibility of using this concept in PA 
design for high efficiency wide band applications. 
Moreover, this topology has interesting drain efficiency 
behaviour. It does not decrease but continues to increase as 
the PA is driven hard into saturation, a result that can be 
utilized in some applications. The predicted efficiency is 
88% at 11W.
C. Realized PA Demonstrator
The demonstrator PA (Fig.6) has successfully fabricated 
and characterized. It achieved the expected efficiency at 
PldB with IPA drain efficiency of 74.3 % at 900 M Hz for a 
yet not optimised drive strategy. The highest drain 
efficiency was 85.7% at the saturated output power of 10W. 
(Fig.7)
Fig. 6 Realized IPA
V . C o n c l u s io n
A novel approach for wide band high efficiency high 
power amplifier has been introduced. The approach is based 
on the concept of using active second harmonic injection to 
wave shape the transistor output V/I waveforms. 
Theoretical analysis indicated that this concept is capable of 
delivering very high, >95%, efficiencies.
IPA Drain Efficiency
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Fig. 7 IPA measurement results for a constant (and hence not yet 
optimized) magnitude and phase offset between the two drive 
signals.
This analysis fully takes into account the input energy 
component at the second harmonic and was confirmed by 
initial experimental measurements. These measurements 
involved both active load-pull measurements on the 
transistor and on a proof of concept PA structure.
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